

A close-up photograph of a television circuit board. The board is green and populated with various electronic components. A large integrated circuit (IC) is visible, with a long row of gold-plated pins. Labels on the board include 'U3', 'C108', 'C107', 'C113', 'C112', and 'U5'. A component with '242 C088' and '3N0032' is also visible. The background is blurred, showing other parts of the board and components.

# **MB170E IDTV SERVICE MANUAL**

# Table of Contents

1. INTRODUCTION .....	3
SSB LAYOUT .....	4
2. T/T2/C/A TUNER (U118) .....	5
3. S/S2 TUNER (U3) OPTIONAL .....	7
4. AUDIO AMPLIFIER STAGES.....	9
A. MAIN AMPLIFIER (U123) (8W/10W/12W options).....	9
B. SUB-WOOFER AMPLIFIER (U6).....	12
5. POWER STAGE.....	14
A. PJS6415A (Q200, Q151) .....	16
B. TPS563200 (U100, U153).....	17
C. RT7278G (U101).....	19
D. RT6213BHJ6F ADJ/3A (U104) .....	21
E. FSA3157 SC70 (U125) .....	24
F. MP8774GQ-Z 12A QFN16 (U154) .....	27
G. LDO LM1117 (U130, U140) .....	30
6. MICROCONTROLLER.....	32
MTK G22 (U139) .....	32
7. 1.5GB DDR3 SDRAM .....	40
Nanya 128Mx16 NT5CB128M16JR-FL 2133 (U110-U113).....	40
8. 8 GB EMMC.....	41
Samsung EMMC 8GB KLM8G1GETF-B041 BGA153 (U128) .....	41
9. USB INTERFACE.....	43
USB POWER SWITCH ADJ SAFE TPS25221 SOT23-6 (U117-U109).....	43
10. CI INTERFACE.....	45
11. SOFTWARE UPDATE .....	45
Main Software Update.....	45
12. TROUBLESHOOTING.....	45
A. No Backlight Problem .....	45
B. CI Module Problem .....	48
C. IR Problem.....	49
D. Keypad Touchpad Problems .....	50
E. USB Problems.....	50
F. No Sound Problem .....	51
G. Standby On/Off Problem .....	51
H. No Signal Problem in DVB-S/S2 mode .....	52
i. No Signal Problem in DVB-T mode.....	52

13. SERVICE MENU SETTINGS .....	54
14. GENERAL BLOCK DIAGRAM .....	55

**IMPORTANT**

Before removing the rear cover from the TV for servicing, make sure that no cables are fixated to the cover. Release the cables from their clamps and disconnect (if any). Failure to do so may damage the wires and/or other components of the TV.

# 1. INTRODUCTION

17MB170E main board is driven by MTK SOC. This IC is a single chip iDTV solution that supports channel decoding, MPEG decoding, and media-center functionality enabled by a high performance AV CODEC and CPU.

This board can be driven 50Hz UHD panels.


## **Key features include:**

- Combo Front-End Demodulator
- A multi standart A/V format decoder
- The MACEpro video processor
- Home theatre sound processor
- Rich internet connectivity and completed digital home network solution
- Dual-stream decoder for 3D contents
- Multi-purpose CPU for OS and multimedia
- Peripheral and power management
- Embedded DRAM (for connected option)

## **Supported peripherals are:**

- 1 RF input VHF I, VHF III, UHF
- 1 Satellite input
- 1 Back AV (CVBS, R/L\_Audio)
- 3x HDMI inputs (with ARC option from 2nd or 3rd input)
- 1 Common interface(Common)
- 1 Optic/ Quax S/PDIF output
- 1 Headphone(Common)
- 2x USB(2X Side) and 1x internal USB for Wifi/Bluetooth
- 1 Ethernet-RJ45
- 1 External Keypad/Tact Switch

SSB LAYOUT



## 2. T/T2/C/A TUNER (U118)

### Description:

The Si2151 is Silicon Labs' sixth-generation hybrid TV tuner supporting all worldwide terrestrial and cable TV standards. Requiring no external balun, SAW filters, wirewound inductors or LNAs, the Si2151 offers the lowest-cost BOM for a hybrid TV tuner. Also included are an integrated power-on reset circuit and an option for single power supply operation. As with prior-generation Silicon Labs TV tuners, the Si2151 maintains very high linearity and low noise to deliver superior picture quality and a higher number of received stations when compared to other silicon tuners. The Si2151 offers increased immunity to WiFi and LTE interference, eliminating the need for external filtering. For the best performance with next-generation digital TV standards, such as DVB-T2/C2, the Si2151 delivers industry-leading phase noise performance.

### Features:

- Worldwide hybrid TV tuner
  - Analog TV: NTSC, PAL/SECAM
  - Digital TV: ATSC/QAM, DVBT2/T/C2/C, ISDB-T/C, DTMB
- 1.7 MHz, 6 MHz, 7 MHz, 8 MHz, and 10 MHz channel bandwidths
- 42-1002 MHz frequency range
- Industry-leading margin to A/74, NorDig, DTG, ARIB, EN55020, OpenCable™,DTMB
- Lowest BOM for a hybrid TV tuner
  - No balun, SAW filters, or external inductors required
  - Increased ESD protection on 4pins
- Best-in-class real-world reception
  - Lowest phase noise
  - High Wi-Fi and LTE immunity
- Low power consumption
  - 3.3 V and 1.8 V power supplies
  - Integrated 1.8 V LDO for 3.3 V singlesupply operation
- Integrated power-on reset circuit
- Standard CMOS process
- 3x3 mm, 24-pin QFN package
- RoHS compliant




Figure 1: Si2151 Pin description

Pin Number(s)	Name	I/O	Description
1*	GPIO2	I/O	General purpose input/output #1
2	SDA	I/O	I <sup>2</sup> C data input/output
3	SCL	I	I <sup>2</sup> C clock input
4*	AGC2	I	LIF output amplitude control input #2
5*	AGC1	I	LIF output amplitude control input #1
6	GND	S	Ground
7	VDDL	S	Low supply voltage, 1.8 V (leave caps connected for single supply case)
8	GND	S	Ground
9	VDDH	S	High supply voltage, 3.3 V
10	LIF_N	O	Negative LIF differential output to SoC or DTV/ATV demodulator
11*	LIF_P	O	Positive LIF differential output to SoC or DTV/ATV demodulator
12	XOUT	O	Output reference clock to secondary tuner or receiver
13	XTAL_I	I	Crystal pin 1 (or RCLK input driven by XOUT of another tuner or receiver)
14	XTAL_O	O	Crystal pin 2 (leave floating if XTAL_I is driven by XOUT of another tuner or receiver)
15	VDDH	S	High supply voltage, 3.3 V
16	GND	S	Ground
17	VDDH	S	High supply voltage, 3.3 V
18*	NC	NC	No connect
19	RF_REF	O	RF reference voltage output
20	RF_IP	I	RF input (positive)
21	GND	S	Ground
22	RF_IN	I	RF input (negative)
23	ADDR	I	I <sup>2</sup> C address select
24*	GPIO1	I/O	General purpose input/output #1

**\*Note:** Pin should be left floating if unused.

### 3.S/S2 TUNER (U3) OPTIONAL

#### Description

M88TS6011 is a single-chip, direct-conversion tuner for digital satellite receiver applications. It offers the industry's most integrated solution to a satellite tuner function, simplifying the front-end designs.

This device incorporates the following functional blocks on a single chip: an LNA, quadrature down-converting mixers, a low phase noise and fast locking frequency synthesizer with on-chip loop filters, a DC offset cancellation loop with integrated loop filters, self-calibrated programmable baseband channel filters, an integrated RF AGC loop, and crystal oscillators with an integrated auxiliary clock output.

As a result of integrating all these blocks, the M88TS6011 has the least number of pins compared with other conventional solutions, and requires the least external components. In typical applications, the M88TS6011 requires only one crystal, one matching network, and a few external capacitors. The device also has the industry's smallest latency, as it uses a fast locking PLL and a fast settling DC offset cancellation architecture.

The M88TS6011 can be configured via a 2-wire serial bus. The chip is available in a 16-pin QFN package.





Figure 2: Pin description



## Features

- Single-chip tuner
- Compliant with DVB-S/S2 and ABS-S standards
- Support QPSK, 8PSK, 16APSK and 32APSK
- Direct-conversion from L-band to baseband
- Symbol rate: 1 to 45 Msymbol/s
- Integrated VCOs and PLL, with on-chip inductors, varactors and loop filter
- Integrated baseband filters: 6 MHz to 40 MHz bandwidth
- Integrated RF AGC for optimal performance
- Integrated baseband DC offset cancellation removes external loop filters
- Excellent immunity to strong adjacent undesired channels
- Integrated clock driver provides auxiliary clock output for other devices
- Support sleep mode
- 2-wire serial bus with 3.3 V compatible logic levels
- Power supply: +3.3 V
- Package: 16-pin E-PAD QFN
- RoHS compliant

## Block Diagram



## 4. AUDIO AMPLIFIER STAGES




Figure: The block diagram of the audio part

FILE: 82587D.DWG
DATE: 17/05/2017
TIME: 14:00:00
DESIGNED BY: Tng Deth

### A. MAIN AMPLIFIER (U123) (8W/10W/12W OPTIONS)

#### Description

AD82587D is a digital audio amplifier capable of driving a pair of 8 ohm, 20W or a single 4 ohm, 40W speaker, both which operate with play music at a 24V supply without external heat-sink or fan requirement.

Using I<sup>2</sup>C digital control interface, the user can control AD82587D's input format selection, DRC (dynamic range control), mute and volume control functions. AD82587D has many built-in protection circuits to safeguard AD82587D from connection errors.

#### Features

- 16/18/20/24-bit input with I<sup>2</sup>S, Left-alignment and Right-alignment data format
- PSNR & DR(A-weighting) Loudspeaker: 97dB (PSNR), 105dB (DR) @ 24V
- Multiple sampling frequencies (Fs)
  - 32kHz / 44.1kHz / 48kHz and
  - 64kHz / 88.2kHz / 96kHz and
  - 128kHz/176.4kHz/192kHz
- System clock = 64x, 128x, 256x, 384x, 512x, 768x, 1024x Fs
  - 256x~1024x Fs for 32kHz / 44.1kHz / 48kHz
  - 128x~512x Fs for 64kHz / 88.2kHz / 96kHz
  - 64x~256x Fs for 128kHz / 176.4kHz / 192kHz
- Supply voltage
  - 3.3V for digital circuit
  - 10V~26V for loudspeaker driver

- Loudspeaker output power for Stereo@ 24V
  - 10W x 2ch into 8\_ @ 0.16% THD+N
  - 15W x 2ch into 8\_ @ 0.18% THD+N
  - 20W x 2ch into 8\_ @ 0.24% THD+N
- Loudspeaker output power for Mono@ 24V
  - 20W x 1ch into 4\_ @ 0.17% THD+N
  - 30W x 1ch into 4\_ @ 0.2% THD+N
  - 40W x 1ch into 4\_ @ 0.24% THD+N
- Sounds processing including:
  - Volume control (+24dB~-103dB, 0.125dB/step)
  - Dynamic range control
  - Power clipping
  - Channel mixing
  - User programmed noise gate with hysteresis window
  - DC-blocking high-pass filter
- Anti-pop design
- Short circuit and over-temperature protection
- I2C control interface with selectable device address
- Internal PLL
- LV Under-voltage shutdown and HV Under-voltage
- detection
- Power saving mode
- Dynamic temperature control




Figure 3: Pin description




Figure 4: Functional Block Diagram

Symbol	Parameter	Min	Max	Units
DVDD	Supply for Digital Circuit	-0.3	3.6	V
VDDL/R	Supply for Driver Stage	-0.3	30	V
$V_i$	Input Voltage	-0.3	3.6	V
$T_{stg}$	Storage Temperature	-65	150	°C
$T_J$	Junction Operating Temperature	0	150	°C

Table1: Absolute Maximum Ratings

Symbol	Parameter	Typ	Units
DVDD	Supply for Digital Circuit	3.15~3.45	V
VDDL/R	Supply for Driver Stage	10~26	V
$T_J$	Junction Operating Temperature	0~125	°C
$T_A$	Ambient Operating Temperature	0~70	°C

Table 2: Recommended Operating Conditions

## B. SUB-WOOFER AMPLIFIER (U6)

### AD82586C

**2x20W Stereo / 1x40W Mono Digital Audio Amplifier  
With 20 Bands EQ Functions**

#### Features

- 16/18/20/24-bits input with I<sup>2</sup>S, Left-alignment and Right-alignment data format
- PSNR & DR(A-weighting)  
Loudspeaker: 99dB (PSNR), 104dB (DR) @24V
- Multiple sampling frequencies (Fs)  
32kHz / 44.1kHz / 48kHz and  
64kHz / 88.2kHz / 96kHz and  
128kHz / 176.4kHz / 192kHz
- System clock = 64x, 128x, 192x, 256x, 384x,  
512x, 576x, 768x, 1024x Fs  
64x~1024x Fs for 32kHz / 44.1kHz / 48kHz  
64x~512x Fs for 64kHz / 88.2kHz / 96kHz  
64x~256x Fs for 128kHz / 176.4kHz / 192kHz
- Supply voltage  
3.3V for digital circuit  
7V~26V for loudspeaker driver
- Loudspeaker output power for at 24V  
10W x 2CH into 8Ω @0.17% THD+N for stereo  
20W x 2CH into 8Ω @0.26% THD+N for stereo
- Sound processing including :  
20 bands parametric speaker EQ  
Volume control (+24dB~-103dB, 0.125dB/step),  
Dynamic range control (DRC)  
Dual band dynamic range control  
Power clipping  
3D surround sound  
Channel mixing  
Noise gate with hysteresis window  
Bass/Treble tone control  
DC-blocking high-pass filter

Robust protection circuits are provided to protect AD82586C from damage due to accidental erroneous operating condition. AD82586C is more tolerant to noise and PVT (Process, Voltage, and Temperature) variation than the analog Class-AB or Class-D audio amplifier counterpart implemented by analog circuit design. AD82586C is pop free during instantaneous power switch because of its built-in, robust anti-pop circuit.

- Anti-pop design
- Short circuit and over-temperature protection
- I<sup>2</sup>C control interface with selectable device address
- Support hardware and software reset
- Internal PLL
- LV Under-voltage shutdown and HV Under-voltage detection
- Power saving mode

#### Applications


- TV audio
- Boom-box, CD and DVD receiver, docking system
- Powered speaker
- Wireless audio

#### Description

AD82586C is a digital audio amplifier capable of driving a pair of 8Ω, 20W operating at 24V supply without external heat-sink or fan requirement with play music.

AD82586C can provide advanced audio processing capabilities, such as volume control, 20 bands speaker EQ, audio mixing, 3D surround and Dynamic Range Control (DRC). These functions are fully programmable via a simple I<sup>2</sup>C control interface.


#### Pin Assignment



## Pin Description

Pin	NAME	TYPE	DESCRIPTION	CHARACTERISTICS
1	$\overline{\text{PD}}$	I	Power down, low active	Schmitt trigger TTL input buffer
2	$\overline{\text{ERROR}}$	O	Error status, low active	Open-drain output
3	SDATA	I	Serial audio data input	Schmitt trigger TTL input buffer
4	LRCIN	I	Left/Right clock input (Fs)	Schmitt trigger TTL input buffer
5	SDA	I/O	I <sup>2</sup> C bi-directional serial data	Schmitt trigger TTL input buffer
6	SCL	I	I <sup>2</sup> C serial clock input	Schmitt trigger TTL input buffer
7	$\overline{\text{RESET}}$	I	Reset, low active	Schmitt trigger TTL input buffer
8	DGND	P	Digital Ground	
9	DVDD	P	Digital Power	
10	SA0	I	I <sup>2</sup> C select address 0	Schmitt trigger TTL input buffer
11	MCLK	I	Master clock input	Schmitt trigger TTL input buffer
12	BCLK	I	Bit clock input (64Fs)	Schmitt trigger TTL input buffer
13	VDDRA	P	Right channel supply A	
14	N.C.	NC		
15	RA	O	Right channel output A	
16	GNDR	P	Right channel ground	
17	RB	O	Right channel output B	
18	VDDR B	P	Right channel supply B	
19	VDDL B	P	Left channel supply B	
20	LB	O	Left channel output B	
21	GNDL	P	Left channel ground	
22	LA	O	Left channel output A	
23	N.C.	NC		
24	VDDL	P	Left channel supply A	

## Functional Block Diagram



# 5. POWER STAGE




Figure: Power Block Diagram




Figure: Power Socket and Power Options

Power socket is used for taking 12V\_STBY voltage which is produced in power card. Also socket is used for giving dimming, backlight and standby signals with power card. Power socket pinning is shown in above figure.

12V\_STBY is converted several different voltages on the mainboard which are shown in below figure.




Figure: Power Block Diagram

List of the components:

- SW-1(Q200) → PJS6415A 5.2A/20V
- SW-2(Q151) → PJS6415A 5.2A/20V
- DC-DC-1(U100) → TPS563200 ADJ/3A
- DC-DC-2(U101) → RT7278G ADJ/3A
- DC-DC-3(U104) → RT6213BHGJ6F ADJ/3A
- DC-DC-4(U125) → FSA3157 SC70
- DC-DC-5(U153) → TPS563200 ADJ/3A
- DC-DC-6(U154) → MP8774GQ-Z 12A QFN16
- LDO-1(U130) → LDO LM1117
- LDO-2(U140) → LDO LM1117



## A. PJS6415A (Q200, Q151)

### PJS6415A

#### 20V P-Channel Enhancement Mode MOSFET

Voltage

-20 V

Current

-5.2A

#### Features

- $R_{DS(ON)}$ ,  $V_{GS}@-4.5V$ ,  $I_D@-5.2A < 46m\Omega$
- $R_{DS(ON)}$ ,  $V_{GS}@-2.5V$ ,  $I_D@-3.0A < 56m\Omega$
- $R_{DS(ON)}$ ,  $V_{GS}@-1.8V$ ,  $I_D@-1.5A < 88m\Omega$
- Advanced Trench Process Technology
- Specially Designed for Switch Load, PWM Application, etc
- Lead free in compliance with EU RoHS 2011/65/EU directive.
- Green molding compound as per IEC61249 Std. (Halogen Free)

#### Mechanical Data

- Case: SOT-23 6L Package
- Terminals: Solderable per MIL-STD-750, Method 2026
- Approx. Weight: 0.0005 ounces, 0.014 grams
- Marking: S5A




Figure: Pin description

#### Electrical Characteristics ( $T_A=25^\circ C$ unless otherwise noted)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNITS
<b>Static</b>						
Drain-Source Breakdown Voltage	$BV_{DSS}$	$V_{GS}=0V$ , $I_D=-250\mu A$	-20	-	-	V
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS}=V_{GS}$ , $I_D=-250\mu A$	-0.5	-0.74	-1.3	V
Drain-Source On-State Resistance	$R_{DS(on)}$	$V_{GS}=-4.5V$ , $I_D=-5.2A$	-	38	46	m $\Omega$
		$V_{GS}=-2.5V$ , $I_D=-3.0A$	-	47	56	
		$V_{GS}=-1.8V$ , $I_D=-1.5A$	-	68	88	
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS}=-16V$ , $V_{GS}=0V$	-	-	-1	$\mu A$
Gate-Source Leakage Current	$I_{GSS}$	$V_{GS}=\pm 12V$ , $V_{DS}=0V$	-	-	$\pm 100$	nA
<b>Dynamic</b>						
Total Gate Charge	$Q_g$	$V_{DS}=-10V$ , $I_D=-5.2A$ , $V_{GS}=-4.5V$ (Note 1,2)	-	10	-	nC
Gate-Source Charge	$Q_{gs}$		-	1.7	-	
Gate-Drain Charge	$Q_{gd}$		-	2.4	-	
Input Capacitance	$C_{iss}$	$V_{DS}=-10V$ , $V_{GS}=0V$ , $f=1.0MHz$	-	980	-	pF
Output Capacitance	$C_{oss}$		-	100	-	
Reverse Transfer Capacitance	$C_{rss}$		-	81	-	

Switching						
Turn-On Delay Time	$t_{d(on)}$	$V_{DD}=-10V, I_D=-5.2A,$ $V_{GS}=-4.5V,$ $R_G=6\Omega$ (Note 1,2)	-	9.8	-	ns
Turn-On Rise Time	$t_r$		-	54	-	
Turn-Off Delay Time	$t_{d(off)}$		-	44	-	
Turn-Off Fall Time	$t_f$		-	31	-	
Drain-Source Diode						
Maximum Continuous Drain-Source Diode Forward Current	$I_S$	---	-	-	-2.0	A
Diode Forward Voltage	$V_{SD}$	$I_S=-1.0A, V_{GS}=0V$	-	-0.78	-1.2	V

## B. TPS563200 (U100, U153)

### 1 Features

- TPS562200 - 2A converter with Integrated 122 m $\Omega$  and 72 m $\Omega$  FETs
- TPS563200 - 3A converter with Integrated 68 m $\Omega$  and 39 m $\Omega$  FETs
- D-CAP2™ Mode Control for Fast Transient Response
- Input Voltage Range: 4.5 V to 17 V
- Output Voltage Range: 0.76 V to 7 V
- 650 kHz Switching Frequency
- Advanced Eco-mode™ Pulse-skip
- Low Shutdown Current Less than 10  $\mu$ A
- 1% Feedback Voltage Accuracy (25°C)
- Startup from Pre-Biased Output Voltage
- Cycle-By-Cycle Overcurrent Limit
- Hiccup-Mode Undervoltage Protection
- Non-latch OVP, UVLO and TSD Protections
- Fixed Soft Start: 1 ms

### 2 Applications

- Digital TV Power Supply
- High Definition Blu-ray Disc™ Players
- Networking Home Terminal
- Digital Set Top Box (STB)

### 3 Description

The TPS562200 and TPS563200 are simple, easy-to-use, 2 A and 3 A synchronous step-down (buck) converters in 6 pin SOT-23 package.

The devices are optimized to operate with minimum external component counts and also optimized to achieve low standby current.

These switch mode power supply (SMPS) devices employ D-CAP2 mode control providing a fast transient response and supporting both low equivalent series resistance (ESR) output capacitors such as specialty polymer and ultra-low ESR ceramic capacitors with no external compensation components.

TPS562200 and TPS563200 operate in Advanced Eco-mode, which maintains high efficiency during light load operation. The devices are available in a 6-pin 1.6mm x 2.9mm SOT (DDC) package, and specified from -40°C to 85°C of ambient temperature.




Figure: Pin Assignment

## Pin Functions

PIN		DESCRIPTION
NAME	NUMBER	
GND	1	Ground pin Source terminal of low-side power NFET as well as the ground terminal for controller circuit. Connect sensitive VFB to this GND at a single point.
SW	2	Switch node connection between high-side NFET and low-side NFET.
VIN	3	Input voltage supply pin. The drain terminal of high-side power NFET.
VFB	4	Converter feedback input. Connect to output voltage with feedback resistor divider.
EN	5	Enable input control. Active high and must be pulled up to enable the device.
VBST	6	Supply input for the high-side NFET gate drive circuit. Connect a 0.1µF capacitor between VBST and SW pins.

## Electrical Characteristics

T<sub>J</sub> = -40°C to 150°C, V<sub>IN</sub> = 12V (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
<b>SUPPLY CURRENT</b>							
I <sub>(VIN)</sub>	Operating – non-switching supply current	V <sub>IN</sub> current, T <sub>A</sub> = 25°C, EN = 5V, V <sub>Fb</sub> = 0.8 V		230	330	µA	
			TPS562200				
			TPS563200	190	290		
I <sub>(VINSDN)</sub>	Shutdown supply current	V <sub>IN</sub> current, T <sub>A</sub> = 25°C, EN = 0 V		3	10	µA	
<b>LOGIC THRESHOLD</b>							
V <sub>EN(H)</sub>	EN high-level input voltage	EN	1.6			V	
V <sub>FN(L)</sub>	EN low-level input voltage	EN			0.6	V	
R <sub>EN</sub>	EN pin resistance to GND	V <sub>EN</sub> = 12 V	225	450	900	kΩ	
<b>V<sub>Fb</sub> VOLTAGE AND DISCHARGE RESISTANCE</b>							
V <sub>Fb(TH)</sub>	V <sub>Fb</sub> threshold voltage	T <sub>A</sub> = 25°C, V <sub>O</sub> = 1.05 V, I <sub>O</sub> = 10mA, Eco-mode™ operation		772		mV	
		T <sub>A</sub> = 25°C, V <sub>O</sub> = 1.05 V, continuous mode operation	758	765	772	mV	
I <sub>(VFB)</sub>	V <sub>Fb</sub> input current	V <sub>Fb</sub> = 0.8V, T <sub>A</sub> = 25°C		0	±0.1	µA	
<b>MOSFET</b>							
R <sub>DS(on)h</sub>	High side switch resistance	T <sub>A</sub> = 25°C, V <sub>BST</sub> – SW = 5.5 V	TPS562200	122		mΩ	
			TPS563200	68		mΩ	
R <sub>DS(on)l</sub>	Low side switch resistance	T <sub>A</sub> = 25°C	TPS562200	72		mΩ	
			TPS563200	39		mΩ	
<b>CURRENT LIMIT</b>							
I <sub>odl</sub>	Current limit (1)	DC current, V <sub>OUT</sub> = 1.05 V, L <sub>OUT</sub> = 2.2 µF	TPS562200	2.5	3.2	4.3	A
		DC current, V <sub>OUT</sub> = 1.05 V, L <sub>OUT</sub> = 1.5 µF	TPS563200	3.5	4.2	5.3	A
<b>THERMAL SHUTDOWN</b>							
T <sub>SDN</sub>	Thermal shutdown threshold(1)	Shutdown temperature		155		°C	
		Hysteresis		35			
<b>OUTPUT UNDERVOLTAGE AND OVERVOLTAGE PROTECTION</b>							
V <sub>OVP</sub>	Output OVP threshold	OVP Detect		125% x V <sub>fbth</sub>			
V <sub>UVP</sub>	Output Hiccup threshold	Hiccup detect		65% x V <sub>fbth</sub>			
t <sub>HiccupOn</sub>	Hiccup On Time	Relative to soft-start time		1		ms	
t <sub>HiccupOff</sub>	Hiccup Off Time	Relative to soft-start time		7		ms	
<b>UVLO</b>							
UVLO	UVLO threshold	Wake up VIN voltage		3.45	3.75	4.05	V
		Hysteresis VIN voltage		0.13	0.32	0.55	

(1) Not production tested

### C. RT7278G (U101)

#### General Description

The RT7278 is a synchronous DC/DC step-down converter with Advanced Constant On-Time (ACOT™) mode control. It achieves high power density to deliver up to 3A output current from a 4.5V to 18V input supply. The proprietary ACOT™ mode offers an optimal transient response over a wide range of loads and all kinds of ceramic capacitors, which allows the device to adopt very low ESR output capacitors for ensuring performance stabilization. In addition, RT7278 keeps an excellent constant switching frequency under line and load variation and the integrated synchronous power switches with the ACOT™ mode operation provides high efficiency in whole output current load range. Cycle-by-cycle current limit provides an accurate protection by a valley detection of low side MOSFET and external soft-start setting eliminates input current surge during startup. Protection functions also include output under voltage protection, output over voltage protection, and thermal shutdown.

#### Features

- ACOT™ Mode Enables Fast Transient Response
- 4.5V to 18V Input Voltage Range
- 3A Output Current
- 60mΩ Internal Low Side N-MOSFET
- Advanced Constant On-Time Control
- Support All Ceramic Capacitors
- Up to 95% Efficiency
- 700kHz Switching Frequency
- Adjustable Output Voltage from 0.765V to 8V
- Adjustable Soft-Start
- Cycle-by-Cycle Current Limit
- Input Under Voltage Lockout
- Thermal Shutdown
- RoHS Compliant and Halogen Free

#### Applications

- Industrial and Commercial Low Power Systems
- Computer Peripherals
- LCD Monitors and TVs
- Green Electronics/Appliances
- Point of Load Regulation for High-Performance DSPs, FPGAs, and ASICs




Figure: Pin Assignment

## Functional Pin Description

Pin No.	Pin Name	Pin Function
1	EN	Enable Control Input. A logic-high enables the converter; a logic-low forces the IC into shutdown mode reducing the supply current to less than 10 $\mu$ A.
2	FB	Feedback Voltage Input. It is used to regulate the output of the converter to a set value via an external resistive voltage divider. The feedback threshold voltage is 0.765V typically.
3	PVCC	Regulator Output for Internal Circuit. Connect a 1 $\mu$ F capacitor to GND to stabilize output voltage.
4	SS	Soft-Start Time Setting. SS controls the soft-start period. Connect a capacitor from SS to GND to set the soft-start period. A 3.9nF capacitor sets the soft-start period of V <sub>OUT</sub> to 2.6ms.
5, 9 (Exposed Pad)	GND	Ground. The Exposed pad should be soldered to a large PCB and connected to GND for maximum thermal dissipation.
6	SW	Switch Node. Connect this pin to an external L-C filter.
7	BOOT	Bootstrap Supply for High Side Gate Driver. Connect a 0.1 $\mu$ F or greater ceramic capacitor from BOOT to SW pins.
8	VIN	Power Input. The input voltage range is from 4.5V to 18V. Must bypass with a suitably large ( $\geq 10\mu$ F x 2) ceramic capacitor.

## Electrical Characteristics

(V<sub>IN</sub> = 12V, T<sub>A</sub> = 25°C, unless otherwise specified)

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
<b>Supply Current</b>						
Shutdown Current	I <sub>SHDN</sub>	V <sub>EN</sub> = 0V	--	1.5	10	$\mu$ A
Quiescent Current	I <sub>Q</sub>	V <sub>EN</sub> = 3V, V <sub>FB</sub> = 1V	--	0.7	--	mA
<b>Logic Threshold</b>						
EN Input Voltage	Logic-High		2	--	18	V
	Logic-Low		--	--	0.4	
<b>V<sub>FB</sub> Voltage and Discharge Resistance</b>						
Feedback Threshold Voltage	V <sub>FB</sub>	4.5V $\leq$ V <sub>IN</sub> $\leq$ 18V	0.757	0.765	0.773	V
Feedback Input Current	I <sub>FB</sub>	V <sub>FB</sub> = 0.8V	-0.1	0	0.1	$\mu$ A
<b>V<sub>PVCC</sub> Output</b>						
V <sub>PVCC</sub> Output Voltage	V <sub>PVCC</sub>	6V $\leq$ V <sub>IN</sub> $\leq$ 18V, 0 < I <sub>PVCC</sub> < 5mA	4.7	5.1	5.5	V
Line Regulation		6V $\leq$ V <sub>IN</sub> $\leq$ 18V, I <sub>PVCC</sub> = 5mA	--	--	20	mV
Load Regulation		0 < I <sub>PVCC</sub> < 5mA	--	--	100	mV
Output Current	I <sub>PVCC</sub>	V <sub>IN</sub> = 6V, V <sub>PVCC</sub> = 4V	--	110	--	mA

## D. RT6213BHGJ6F ADJ/3A (U104)

### General Description

The RT6213A/B is a high-efficiency, monolithic synchronous step-down DC-DC converter that can deliver up to 3A peak output current from a 4.5V to 18V input supply. The RT6213A/B adopts ACOT architecture to allow the transient response to be improved and keep in constant frequency. Cycle-by-cycle current limit provides protection against shorted outputs and soft-start eliminates input current surge during start-up. Fault conditions also include output under voltage protection, output over current protection, and thermal shutdown.

### Features


- Integrated 150mΩ/70mΩ MOSFETs
- 4.5V to 18V Supply Voltage Range
- 500kHz Switching Frequency
- ACOT Control
- 0.8V ± 1.5% Voltage Reference
- Internal Start-Up into Pre-biased Outputs
- Compact Package: TSOT-23-6 pin
- Input Under-Voltage Lockout
- Over-Current Protection and Hiccup

### Applications

- Set-Top Boxes
- Portable TVs
- Access Point Routers
- DSL Modems
- LCD TVs

### Pin Configuration

(TOP VIEW)




TSOT-23-6 (FC)

### Functional Pin Description

Pin No.	Pin Name	Pin Function
1	GND	System ground. Provides the ground return path for the control circuitry and low-side power MOSFET.
2	LX	Switch node. LX is the switching node that supplies power to the output and connect the output LC filter from LX to the output load.
3	VIN	Power input. Supplies the power switches of the device.
4	FB	Feedback voltage input. This pin is used to set the desired output voltage via an external resistive divider. The feedback voltage is 0.8V typically.
5	EN	Enable control input. Floating this pin or connecting this pin to GND can disable the device and connecting this pin to logic high can enable the device.
6	BOOT	Bootstrap supply for high-side gate driver. Connect a 100nF or greater capacitor from LX to BOOT to power the high-side switch.

# Functional Block Diagram



## Electrical Characteristics

( $V_{IN} = 12V$ ,  $T_A = 25^\circ C$ , unless otherwise specified)

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
<b>Supply Voltage</b>						
VIN Supply Input Operating Voltage	$V_{IN}$		4.5	--	18	V
Under-Voltage Lockout Threshold	$V_{UVLO}$		3.6	3.9	4.2	
Under-Voltage Lockout Threshold Hysteresis	$\Delta V_{UVLO}$		--	340	--	mV
Shutdown Current	$I_{SHDN}$	$V_{EN} = 0V$	--	--	5	$\mu A$
Quiescent Current	$I_Q$	$V_{EN} = 2V$ , $V_{FB} = 0.85V$	--	0.5	--	mA
<b>Soft-Start</b>						
Soft-Start Time			--	1000	--	$\mu s$
<b>Enable Voltage</b>						
Enable Voltage Threshold		$V_{EN}$ rising	1.4	1.5	1.6	V
		$V_{EN}$ falling	1.18	1.28	1.38	
Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
<b>Feedback Voltage</b>						
Feedback Voltage Threshold	$V_{FB\_TH}$	$4.5V \leq V_{IN} \leq 18V$	0.788	0.8	0.812	V
<b>Internal MOSFET</b>						
High-Side On-Resistance	$R_{DS(ON)_H}$	$V_{BOOT} - V_{LX} = 4.8V$	--	150	--	m $\Omega$
Low-Side On-Resistance	$R_{DS(ON)_L}$		--	70	--	
<b>Current Limit</b>						
High-Side Switch Current Limit	$I_{LIM\_H}$		--	5.8	--	A
Low-Side Switch Valley Current Limit	$I_{LIM\_L}$		3.1	3.8	--	
<b>Switching Frequency</b>						
Switching Frequency	$f_{sw}$		400	500	--	kHz
<b>On-Time Timer Control</b>						
Maximum Duty Cycle	$D_{MAX}$		--	86	--	%
Minimum On Time	$t_{ON(MIN)}$		--	60	--	ns
Minimum Off Time	$t_{OFF(MIN)}$		--	240	--	
<b>Output Under Voltage and Over Voltage Protections</b>						
OVP Trip Threshold		OVP Detect	--	125	--	%
OVP Propagation Delay			--	10	--	$\mu s$
UVP Trip Threshold		UVP Detect	45	50	55	%
		Hysteresis	--	10	--	
UVP Propagation Delay			--	5	--	$\mu s$
<b>Thermal Shutdown</b>						
Thermal Shutdown Threshold	$T_{SD}$		--	150	--	$^\circ C$
Thermal Shutdown Hysteresis	$\Delta T_{SD}$		--	20	--	



## E. FSA3157 SC70 (U125)

### NC7SB3157 • FSA3157

## TinyLogic® Low Voltage UHS SPDT Analog Switch or 2:1 Multiplexer/Demultiplexer Bus Switch

### General Description


The NC7SB3157 or FSA3157 is a high performance, single-pole/double-throw (SPDT) Analog Switch or 2:1 Multiplexer/Demultiplexer Bus Switch from Fairchild's Ultra High Speed Series of TinyLogic®. The device is fabricated with advanced sub-micron CMOS technology to achieve high speed enable and disable times and low On Resistance. The break before make select circuitry prevents disruption of signals on the B Port due to both switches temporarily being enabled during select pin switching. The device is specified to operate over the 1.65 to 5.5V  $V_{CC}$  operating range. The control input tolerates voltages up to 5.5V independent of the  $V_{CC}$  operating range.

### Features

- Useful in both analog and digital applications
- Space saving SC70 6-lead surface mount package
- Ultra small MicroPak™ leadless package
- Low On Resistance; < 10Ω on typ @ 3.3V  $V_{CC}$
- Broad  $V_{CC}$  operating range; 1.65V to 5.5V
- Rail-to-Rail signal handling
- Power down high impedance control input
- Overvoltage tolerance of control input to 7.0V
- Break before make enable circuitry
- 250 MHz - 3dB bandwidth


## Connection Diagrams

### Pin Assignments for SC70



(Top View)

### Pin One Orientation Diagram



AAA – Product Code Top Mark - see ordering code.

**Note:** Orientation of Top Mark determines Pin One location. Read the top product code mark left to right, Pin One is the lower left pin (see diagram).

## DC Electrical Characteristics

Symbol	Parameter	V <sub>CC</sub> (V)	T <sub>A</sub> = +25°C			T <sub>A</sub> = -40°C to +85°C		Units	Conditions
			Min	Typ	Max	Min	Max		
V <sub>IH</sub>	HIGH Level Input Voltage	1.65 – 1.95 2.3 – 5.5	0.75 V <sub>CC</sub> 0.7 V <sub>CC</sub>			0.75 V <sub>CC</sub> 0.7 V <sub>CC</sub>	V		
V <sub>IL</sub>	LOW Level Input Voltage	1.65 – 1.95 2.3 – 5.5		0.25 V <sub>CC</sub> 0.3 V <sub>CC</sub>		0.25 V <sub>CC</sub> 0.3 V <sub>CC</sub>	V		
I <sub>IN</sub>	Input Leakage Current	0 – 5.5	±0.05	±0.1		±1	μA	0 ≤ V <sub>IN</sub> ≤ 5.5V	
I <sub>OFF</sub>	OFF State Leakage Current	1.65 – 5.5	±0.05	±0.1		±1	μA	0 ≤ A, B ≤ V <sub>CC</sub>	
R <sub>ON</sub>	Switch On Resistance (Note 4)	4.5		3	7		7	Ω	V <sub>IN</sub> = 0V, I <sub>O</sub> = 30 mA
				5	12		12	Ω	V <sub>IN</sub> = 2.4V, I <sub>O</sub> = -30 mA
				7	15		15	Ω	V <sub>IN</sub> = 4.5V, I <sub>O</sub> = -30 mA
		3.0		4	9		9	Ω	V <sub>IN</sub> = 0V, I <sub>O</sub> = 24 mA
				10	20		20	Ω	V <sub>IN</sub> = 3V, I <sub>O</sub> = -24 mA
		2.3		5	12		12	Ω	V <sub>IN</sub> = 0V, I <sub>O</sub> = 8 mA
				13	30		30	Ω	V <sub>IN</sub> = 2.3V, I <sub>O</sub> = -8 mA
		1.65		6.5	20		20	Ω	V <sub>IN</sub> = 0V, I <sub>O</sub> = 4 mA
				17	50		50	Ω	V <sub>IN</sub> = 1.65V, I <sub>O</sub> = -4 mA
		I <sub>CC</sub>	Quiescent Supply Current All Channels ON or OFF	5.5		1		10	μA
	Analog Signal Range	V <sub>CC</sub>	0	V <sub>CC</sub>	0	V <sub>CC</sub>	V		
R <sub>RANGE</sub>	On Resistance Over Signal Range (Note 4)(Note 8)	4.5				25	Ω	I <sub>A</sub> = -30 mA, 0 ≤ V <sub>Bn</sub> ≤ V <sub>CC</sub>	
		3.0				50		I <sub>A</sub> = -24 mA, 0 ≤ V <sub>Bn</sub> ≤ V <sub>CC</sub>	
		2.3				100		I <sub>A</sub> = -8 mA, 0 ≤ V <sub>Bn</sub> ≤ V <sub>CC</sub>	
		1.65				300		I <sub>A</sub> = -4 mA, 0 ≤ V <sub>Bn</sub> ≤ V <sub>CC</sub>	
ΔR <sub>ON</sub>	On Resistance Match Between Channels (Note 4)(Note 5)(Note 6)	4.5		0.15			Ω	I <sub>A</sub> = -30 mA, V <sub>Bn</sub> = 3.15	
		3.0		0.2				I <sub>A</sub> = -24 mA, V <sub>Bn</sub> = 2.1	
		2.3		0.5				I <sub>A</sub> = -8 mA, V <sub>Bn</sub> = 1.6	
		1.65		0.5				I <sub>A</sub> = -4 mA, V <sub>Bn</sub> = 1.15	
Symbol	Parameter	V <sub>CC</sub> (V)	T <sub>A</sub> = +25°C			T <sub>A</sub> = -40°C to +85°C		Units	Conditions
Min	Typ	Max	Min	Max					
R <sub>flat</sub>	On Resistance Flatness (Note 4)(Note 5)(Note 7)	5.0		6			Ω	I <sub>A</sub> = -30 mA, 0 ≤ V <sub>Bn</sub> ≤ V <sub>CC</sub>	
		3.3		12				I <sub>A</sub> = -24 mA, 0 ≤ V <sub>Bn</sub> ≤ V <sub>CC</sub>	
		2.5		28				I <sub>A</sub> = -8 mA, 0 ≤ V <sub>Bn</sub> ≤ V <sub>CC</sub>	
		1.8		125				I <sub>A</sub> = -4 mA, 0 ≤ V <sub>Bn</sub> ≤ V <sub>CC</sub>	

## AC Electrical Characteristics

Symbol	Parameter	V <sub>CC</sub> (V)	T <sub>A</sub> = +25°C			T <sub>A</sub> = -40°C to +85°C		Units	Conditions	Figure Number
			Min	Typ	Max	Min	Max			
t <sub>PHL</sub>	Propagation Delay	1.65 – 1.95			3.5		3.5	ns	V <sub>I</sub> = OPEN	Figures 1, 2
t <sub>PLH</sub>	Bus to Bus (Note 10)	2.3 – 2.7			1.2		1.2			
		3.0 – 3.6			0.8		0.8			
		4.5 – 5.5			0.3		0.3			
t <sub>PZL</sub>	Output Enable Time	1.65 – 1.95	7		23	7	24	ns	V <sub>I</sub> = 2 x V <sub>CC</sub> for t <sub>PZL</sub> V <sub>I</sub> = 0V for t <sub>PZH</sub>	Figures 1, 2
t <sub>PZH</sub>	Turn on Time (A to B <sub>n</sub> )	2.3 – 2.7	3.5		13	3.5	14			
		3.0 – 3.6	2.5		6.9	2.5	7.6			
		4.5 – 5.5	1.7		5.2	1.7	5.7			
t <sub>PLZ</sub>	Output Disable Time	1.65 – 1.95	3		12.5	3	13	ns	V <sub>I</sub> = 2 x V <sub>CC</sub> for t <sub>PLZ</sub> V <sub>I</sub> = 0V for t <sub>PHZ</sub>	Figures 1, 2
t <sub>PHZ</sub>	Turn Off Time (A Port to B Port)	2.3 – 2.7	2		7	2	7.5			
		3.0 – 3.6	1.5		5	1.5	5.3			
		4.5 – 5.5	0.8		3.5	0.8	3.8			
t <sub>B-M</sub>	Break Before Make Time (Note 9)	1.65 – 1.95	0.5			0.5		ns		Figure 3
		2.3 – 2.7	0.5			0.5				
		3.0 – 3.6	0.5			0.5				
		4.5 – 5.5	0.5			0.5				
Q	Charge Injection (Note 9)	5.0		7				pC	C <sub>L</sub> = 0.1 nF, V <sub>GEN</sub> = 0V R <sub>GEN</sub> = 0Ω	Figure 4
		3.3		3						
OIRR	Off Isolation (Note 11)	1.65 – 5.5		-57				dB	R <sub>L</sub> = 50Ω f = 10MHz	Figure 5
Xtalk	Crosstalk	1.65 – 5.5		-54				dB	R <sub>L</sub> = 50Ω f = 10MHz	Figure 6
BW	-3dB Bandwidth	1.65 – 5.5		250				MHz	R <sub>L</sub> = 50Ω	Figure 9
THD	Total Harmonic Distortion (Note 9)	5		.011				%	R <sub>L</sub> = 600Ω 0.5 V <sub>P-P</sub> f = 600 Hz to 20 KHz	

## F. MP8774GO-Z 12A OFN16 (U154)

### DESCRIPTION

The MP8774 is a fully integrated high-frequency, synchronous, rectified, step-down, switch-mode converter with internal power MOSFETs. The MP8774 offers a very compact solution that achieves 12A of continuous output current with excellent load and line regulation over a wide input range. The MP8774 uses synchronous mode operation for higher efficiency over the output current load range.

Constant-on-time (COT) control operation provides very fast transient response, easy loop design, and very tight output regulation.

Full protection features include short-circuit protection (SCP), over-current protection (OCP), under-voltage protection (UVP), and thermal shutdown.

The MP8774 requires a minimal number of readily available, standard, external components and is available in a space-saving QFN-16 (3mmx3mm) package.

### FEATURES

- Output Adjustable from 0.6V
- Wide 3V to 18V Operating Input Range
- 12A Output Current
- 16mΩ/5.5mΩ Low  $R_{DS(ON)}$  Internal Power MOSFETs
- 100μA Quiescent Current
- High-Efficiency Synchronous Mode Operation
- Pre-Biased Start-Up
- Fixed 700kHz Switching Frequency
- External Programmable Soft Start-Up Time
- Enable (EN) and Power Good (PG) for Power Sequencing
- Over-Current Protection (OCP) and Hiccup
- Thermal Shutdown
- Available in a QFN-16 (3mmx3mm) Package

### APPLICATIONS

- Security Cameras
- Portable Devices, XDSL Devices
- Digital Set-Top Boxes
- Flat-Panel Television and Monitors
- General Purpose

All MPS parts are lead-free, halogen-free, and adhere to the RoHS directive. For MPS green status, please visit MPS website under Quality Assurance. "MPS" and "The Future of Analog IC Technology" are registered trademarks of Monolithic Power Systems, Inc.




Figure: Pin Assignment

## PIN FUNCTIONS

Package Pin #	Name	Description
1, 15	NC	<b>No connection.</b> NC must be left floating.
2	BST	<b>Bootstrap.</b> Connect a capacitor between SW and BST to form a floating supply across the high-side switch driver. A BST resistor less than $4.7\Omega$ is recommended.
3	EN	<b>Enable.</b> Pull EN high to enable the MP8774. When floating, EN is pulled down to GND and disabled by an internal $3.3M\Omega$ resistor.
4	FB	<b>Feedback.</b> FB sets the output voltage when connected to the tap of an external resistor divider between output and GND.
5	AGND	<b>Signal ground.</b> AGND is not connected to the system ground internally. Ensure that AGND is connected to the system ground in the PCB layout.
6	SS	<b>Soft start.</b> Connect a capacitor across SS and GND to set the soft-start time to avoid inrush current at start-up.
7	PG	<b>Power good output.</b> The output of PG is an open drain. PG changes state if UVP, OCP, OTP, or <b>OV</b> occurs.
8	VIN	<b>Supply voltage.</b> The MP8774 operates from a 3 - 18V input rail. A capacitor (C1) is needed to decouple the input rail. Use a wide PCB trace to make the connection.
9 - 13	PGND	<b>System ground.</b> PGND is the reference ground of the regulated output voltage. PGND requires careful consideration during the PCB layout. PGND is recommended to be connected to GND with coppers and vias.
14	VCC	<b>Internal bias supply output.</b> Decouple VCC with a $1\mu\text{F}$ capacitor. Place the VCC capacitor close to VCC and GND.
16	SW	<b>Switch output.</b> Connect SW with a wide PCB trace.

## BLOCK DIAGRAM




Figure 1: Functional Block Diagram

## ELECTRICAL CHARACTERISTICS <sup>(6)</sup>

V<sub>IN</sub> = 12V, T<sub>J</sub> = -40°C to +125°C, typical value is tested at T<sub>J</sub> = +25°C, unless otherwise noted.

Parameter	Symbol	Condition	Min	Typ	Max	Units
Input voltage range	V <sub>IN</sub>		3		18	V
<b>Supply Current</b>						
Supply current (shutdown)	I <sub>IN</sub>	V <sub>EN</sub> = 0V			5	μA
Supply current (quiescent)	I <sub>Q</sub>	V <sub>EN</sub> = 2V, V <sub>FB</sub> = 0.65V		100	150	μA
<b>MOSFET</b>						
HS switch on resistance	H <sub>SRDS(ON)</sub>	V <sub>BSW-SW</sub> = 3.3V		16		mΩ
LS switch on resistance	L <sub>SRDS(ON)</sub>	V <sub>CC</sub> = 3.3V		5.5		mΩ
Switch leakage	SW <sub>LKG</sub>	V <sub>EN</sub> = 0V, V <sub>SW</sub> = 17V, T <sub>J</sub> = 25°C			1	μA
<b>Current Limit and ZCD</b>						
Valley current limit	I <sub>LIMIT_VV</sub>		12	14		A
Short hiccup duty cycle <sup>(7)</sup>	D <sub>HICCUP</sub>			10		%
ZCD	I <sub>ZCD</sub>			200		mA
<b>Switching Frequency and Minimum On/Off Timer</b>						
Switching frequency	F <sub>S</sub>		600	700	800	kHz
Minimum on time <sup>(7)</sup>	T <sub>ON MIN</sub>			50		ns
Minimum off time <sup>(7)</sup>	T <sub>OFF MIN</sub>			100		ns
<b>Reference and Soft Start</b>						
Feedback voltage	V <sub>FB</sub>	T <sub>J</sub> = 25°C	594	600	606	mV
		T <sub>J</sub> = -40°C to +125°C	591	600	609	
Feedback current	I <sub>FB</sub>	V <sub>FB</sub> = 700mV		10	50	nA
Soft-start current	I <sub>SS_START</sub>		4	6	8	μA
<b>Enable and UVLO</b>						
EN rising threshold	V <sub>EN RISING</sub>		1.1	1.25	1.4	V
EN falling threshold	V <sub>EN FALLING</sub>		0.9	1	1.1	V
EN pull-down resistor	REN_PD			1.2		MΩ
<b>VCC</b>						
VCC under-voltage lockout threshold rising	V <sub>CCVth</sub>		2.6	2.8	3	V
VCC under-voltage lockout threshold	V <sub>CCHYS</sub>			350		mV
VCC regulator	V <sub>CC</sub>			3.4		V
VCC load regulation	Reg <sub>VCC</sub>	I <sub>CC</sub> = 5mA		3		%

## ELECTRICAL CHARACTERISTICS <sup>(6)</sup> (continued)

V<sub>IN</sub> = 12V, T<sub>J</sub> = -40°C to +125°C, typical value is tested at T<sub>J</sub> = +25°C, unless otherwise noted.

Parameter	Symbol	Condition	Min	Typ	Max	Units
<b>Power Good</b>						
Power good UV rising threshold	PGUV <sub>vth_HI</sub>		0.85	0.9	0.95	V <sub>FB</sub>
Power good UV falling threshold	PGUV <sub>vth_Lo</sub>		0.75	0.80	0.85	V <sub>FB</sub>
Power good OV rising threshold	PGOV <sub>vth_HI</sub>		1.15	1.2	1.25	V <sub>FB</sub>
Power good OV falling threshold	PGOV <sub>vth_Lo</sub>		1.05	1.1	1.15	V <sub>FB</sub>
Power good delay	PG <sub>Td</sub>	Both edge		50		μs
Power good sink current capability	V <sub>PG</sub>	Sink 4mA			0.4	V
Power good leakage current	I <sub>PG_LEAK</sub>	V <sub>PG</sub> = 5V			10	μA
<b>Thermal Protection</b>						
Thermal shutdown <sup>(7)</sup>	T <sub>SD</sub>			150		°C
Thermal hysteresis <sup>(7)</sup>	T <sub>SD-HYS</sub>			20		°C

### NOTES:

6) Guaranteed by over-temperature correlation, not tested in production.

7) Guaranteed by design and characterization test.

## **G. LDO LM1117 (U130, U140)**

### **Description**

The LM1117 is a low power positive-voltage regulator designed to meet 1A output current and comply with SCSI-II specifications with a fixed output voltage of 2.85V. This device is an excellent choice for use in battery-powered applications, as active terminators for the SCSI bus, and portable computers. The LM1117 features very low quiescent current and very low dropout voltage of 700mV at a full load and lower as output current decreases. LM1117 is available as an adjustable or fixed 1.5V, 1.8V, 2.5V, 2.85V, 3.0V, 3.3V, and 5.0V output voltages. The LM1117 is offered in a 3-pin surface mount package SOT-223 & TO-263. The output capacitor of 10 $\mu$ F or larger is needed for output stability of LM1117 as required by most of the other regulator circuits.


### **Features**

- Output Current up to 1 A
- Low Dropout Voltage ( 700mV at 1A Output Current )
- Three Terminal Adjustable or Fixed 1.5V, 1.8V, 2.5V, 2.85V, 3.0V, 3.3V, 5.0V
- 2.85V Device for SCSI-II Active Terminator
- 0.04% Line Regulation, 0.1% Load Regulation
- Very Low Quiescent Current
- Internal Current and Terminal Limit
- Logic-Controlled Electronics Shutdown
- Surface Mount Package SOT-223 & TO-263 (D2-Pack)
- 100% Thermal Limit Burn-In

### **Application**

- Active SCSI Terminators
- Portable/Plan Top/Notebook Computers
- High Efficiency Linear Regulators
- SMPS Post Regulators
- Mother B/D Clock Supplies
- Disk Drives
- Battery Chargers

SOT-223 PKG (FRONT VIEW)



PIN FUNCTION

1. Adj/Gnd
2. Vout
3. Vin

**ELECTRICAL CHARACTERISTICS FOR LM1117 S/T-AD(AJUSTABLE)**  
(Refer to the test circuits,  $T_J=0$  to  $125^\circ\text{C}$   $C_O=10\mu\text{F}$  unless otherwise specified)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Reference Voltage	$V_{REF}$	$V_{IN} - V_O = 2V, I_O = 100\text{mA}, T_J = 25^\circ\text{C}$	1.238	1.25	1.262	V
Reference Voltage	$V_{REF}$	$I_O = 10$ to $1A, V_{IN} - V_O = 1.4$ to $10V$	1.230		1.270	V
Line Regulation	$\Delta V_O$	$V_{IN} - V_O = 1.5$ to $13.75V, I_O = 10\text{mA}$		0.035	0.2	%
Load Regulation	$\Delta V_O$	$V_{IN} - V_O = 3V, I_O = 10\text{mA}$ to $1A$		0.1	0.4	%
Temperature Stability	$\Delta V_O$			0.5		%
Long Term Stability	$\Delta V_O$	1000 hrs, $T_J = 125^\circ\text{C}$		0.3		%
Operating Input Voltage	$V_{IN}$				7	V
Adjustment Pin Current	$I_{ADJ}$	$V_{IN} \leq 15V, I_{Load} = 10\text{mA}$		50	120	$\mu\text{A}$
Adjustment Pin Current Change	$\Delta I_{ADJ}$	$V_{IN} - V_O = 1.4$ to $10V, I_O = 10\text{mA}$ to $1A$		1	5	$\mu\text{A}$
Minimum Load Current	$I_{O(MIN)}$	$V_{IN} = 15V$		1.7	5	mA
Output Current	$I_O$	$V_{IN} - V_O = 5V, T_J = 25^\circ\text{C}$	800	950	1200	mA
Output Noise ( $\%V_O$ )	$\epsilon_N$	$B = 10\text{Hz}$ to $10\text{kHz}, T_J = 25^\circ\text{C}$		0.003		%
Supply Voltage Rejection	SVR	$I_O = 40\text{mA}, f = 120\text{Hz}, T_J = 25^\circ\text{C}$ $V_{IN} - V_O = 3V, V_{RIPPLE} = 1V_{PP}$	60	75		dB
Dropout Voltage	$V_D$	$I_O = 100\text{mA}, V_{IN} = V_{OUT} + 0.8V$		1	1.1	V
		$I_O = 500\text{mA}, V_{IN} = V_{OUT} + 0.8V$		1.00	1.15	V
		$I_O = 1A, V_{IN} = V_{OUT} + 0.8V$		1.0	1.3	V
Thermal Regulation		$T_A = 25^\circ\text{C}$ 30ms Pulse		0.003		%/W

**ELECTRICAL CHARACTERISTICS FOR LM1117 S/T-1.5**  
(Refer to the test circuits,  $T_J=0$  to  $125^\circ\text{C}$   $C_O=10\mu\text{F}$  unless otherwise specified)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Output Voltage	$V_O$	$V_{IN} = 4.5V, I_O = 10\text{mA}, T_J = 25^\circ\text{C}$	1.485	1.5	1.515	V
Output Voltage	$V_O$	$I_O = 0$ to $1A, V_{IN} = 3.9$ to $10V$	1.475		1.525	V
Line Regulation	$\Delta V_O$	$V_{IN} = 3.9$ to $10V, I_O = 0\text{mA}$		0.04	0.2	mV
Load Regulation	$\Delta V_O$	$V_{IN} = 3.9V, I_O = 0$ to $1A$		0.08	0.4	mV
Temperature Stability	$\Delta V_O$			0.5		%
Long Term Stability	$\Delta V_O$	1000 hrs, $T_J = 125^\circ\text{C}$		0.3		%
Operating Input Voltage	$V_{IN}$	$I_O = 100\text{mA}$			7	V
Quiescent Current	$I_Q$	$V_{IN} \leq 10V$		5	10	mA
Output Current	$I_O$	$V_{IN} = 7.5V, T_J = 25^\circ\text{C}$	800	950	1200	mA
Output Noise Voltage	$\epsilon_N$	$B = 10\text{Hz}$ to $10\text{kHz}, T_J = 25^\circ\text{C}$		100		$\mu\text{V}$
Supply Voltage Rejection	SVR	$I_O = 40\text{mA}, f = 120\text{Hz}, T_J = 25^\circ\text{C}$ $V_{IN} = 5.5V, V_{RIPPLE} = 1V_{PP}$	60	75		dB
Dropout Voltage	$V_D$	$I_O = 100\text{mA}$		1	1.1	V
		$I_O = 500\text{mA}$		1.05	1.15	V
		$I_O = 800\text{mA}$		1.1	1.2	V
Thermal Regulation		$T_A = 25^\circ\text{C}$ 30ms Pulse		0.003		%/W

**ELECTRICAL CHARACTERISTICS FOR LM1117 S/T-1.8**  
(Refer to the test circuits,  $T_J=0$  to  $125^\circ\text{C}$   $C_O=10\mu\text{F}$  unless otherwise specified)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Output Voltage	$V_O$	$V_{IN} = 4.5V, I_O = 10\text{mA}, T_J = 25^\circ\text{C}$	1.782	1.8	1.818	V
Output Voltage	$V_O$	$I_O = 0$ to $1A, V_{IN} = 3.9$ to $10V$	1.772		1.828	V
Line Regulation	$\Delta V_O$	$V_{IN} = 3.9$ to $10V, I_O = 0\text{mA}$		0.04	0.2	mV
Load Regulation	$\Delta V_O$	$V_{IN} = 3.9V, I_O = 0$ to $1A$		0.08	0.4	mV
Temperature Stability	$\Delta V_O$			0.5		%
Long Term Stability	$\Delta V_O$	1000 hrs, $T_J = 125^\circ\text{C}$		0.3		%
Operating Input Voltage	$V_{IN}$	$I_O = 100\text{mA}$			7	V
Quiescent Current	$I_Q$	$V_{IN} \leq 10V$		5	10	mA
Output Current	$I_O$	$V_{IN} = 7.5V, T_J = 25^\circ\text{C}$	800	950	1200	mA
Output Noise Voltage	$\epsilon_N$	$B = 10\text{Hz}$ to $10\text{kHz}, T_J = 25^\circ\text{C}$		100		$\mu\text{V}$
Supply Voltage Rejection	SVR	$I_O = 40\text{mA}, f = 120\text{Hz}, T_J = 25^\circ\text{C}$ $V_{IN} = 5.5V, V_{RIPPLE} = 1V_{PP}$	60	75		dB
Dropout Voltage	$V_D$	$I_O = 100\text{mA}$		1	1.1	V
		$I_O = 500\text{mA}$		1.05	1.15	V
		$I_O = 800\text{mA}$		1.1	1.2	V
Thermal Regulation		$T_A = 25^\circ\text{C}$ 30ms Pulse		0.003		%/W



## 6. MICROCONTROLLER

### MTK G22 (U139)

#### Description

The MSD95NTGW8J is MStar's advanced system-on-chip solution for flat panel integrated smart TV products. Building on the success of MStar's current solutions, the MSD95NTGW8J hosts the most advanced picture processing engine, MStarACE-PRO<sup>UC</sup>, for all the *Experts* in various of TV video quality tuning fields to develop the state-of-the-art TV and DTV system.

*MACE-PRO<sup>UC</sup>*, the Professional UC Edition of MStar video processor, includes all MStar's successful color-tuning tools and a newly added multi-dimensional color/sharpening/NR formula that can quickly reflect subtle or sudden changes in even darker, brighter, or mixture scenes. With this ultimate color processor, an specially designed color remapping system for modern wider gamut displays, and an easy-to-use color-tool UI, developers can quickly and easily identify PQ characteristic from the most high-end panel models to the most conventional panel models. The MStar innovated UltraClear DTV video processor adopts multi-frame video recovery technology to perfectly restore the contents/details, and eliminate the noise/artifacts from broadcasting or Internet videos.

The MSD95NTGW8J integrates DTV/multi-media all-purpose AV decoder, VIF demodulator, ATSC /ISDB-T/ DVB-C/ DVB-T/DVB-T2/DVB-S/DVB-S2/DVB-S2X demodulators, and Sound/Video processor into a single device. This allows the overall BOM to be significantly reduced and making the MSD95NTGW8J a very powerful smart TV solution.

The MSD95NTGW8J enables feature rich products that bring differentiation to the smart TV market. By the use of AV decoder which is capable of decoding a plethora of high definition content with Ethernet, USB connectivity and a powerful CPU, an MSD95NTGW8J based system can provide a high quality media-center experience.

The MSD95NTGW8J provides a legacy multi-standard analog TV support with adaptive 3D video decoding and VBI data extraction. Similarly the audio decoder is capable of decoding FM, AM, NICAM, A2, BTSC and sound standards.

The MSD95NTGW8J supplies all the necessary A/V inputs and outputs to complete a receiver design including a multi-port HDMI receiver and component video ADC. All input selection multiplexed for video and audio are integrated, including full SCART support with CVBS output.

To meet the increasingly popular energy legislative requirements without the use of additional hardware, the MSD95NTGW8J has an ultra-low power standby mode during which an embedded MCU can act upon standby events and wake up the system as required.

## Features

**MSD95NTGW8J is a Powerful ARM-based Smart TV solution that supports dual 8/10-bit LVDS output, channel decoding, MPEG decoding, 3D formatter, and media-center functionality enabled by a high performance AV CODEC and CPU**

Key features includes,

1. High performance Multi-core CPU and GPU
  2. 3D Formatter Engine
  3. A Multi-Standard A/V Format Decoder
  4. The MACE-PRO<sup>UC</sup> Video Processor
  5. Home Theater Sound Processor
  6. Internet and Variety of Connectivity Support
  7. Peripheral and Power Management
- High Performance Micro-processor
    - ARM Advanced Multi-Core CPU
    - Maximum 64KB L1 cache
    - Maximum 512KB L2 cache
    - Neon supported
  - 3D Graphic GPU
    - ARM Advanced Multi-Core GPU
    - Supports OpenGL ES 1.1/2.0
    - Supports OpenVG 1.1
  - Transport Stream De-multiplexer
    - Supports one serial and two parallel TS interfaces, with or without sync signal
    - Maximum TS data rate is 140Mbit/s for serial and 56MByte/s for parallel
    - 128 general purpose PID filters and section filters for transport stream de-multiplexer
    - Supports time-shift function
    - Supports CSA v2, AES, 3DES/DES and Multi2 decrypted cipher engine
  - HEVC/H.265 Video Decoder
    - Supports HEVC/H.265 video decoding.
    - Supports Main/Main-10 profile, level 5.1, high tier
    - Supports 8-bit/10-bit color depth
    - Supports resolution up to 4096x2160@60fps
    - Supports max bitrate upto 100 Mbps
  - MPEG-2 Video Decoder
    - ISO/IEC 11172-2 MPEG-1 video format decoding
    - ISO/IEC 13818-2 MPEG-2 video MP@HL and HD level
    - Supports resolution up to HDTV (1080p60, 1080i, 720p) and SDTV
    - Supports dual stream decoding for 3D content
  - MPEG-4 Video Decoder
    - ISO/IEC 14496-2 MPEG-4 ASP video decoding up to HD level
    - Supports resolutions up to HDTV (1080p@60fps)
    - Supports FLV version1 video format decoding
    - Supports dual stream decoding for 3D content
  - H.264 Decoder
    - ITU-T H.264, ISO/IEC 14496-10 (main and high profile up to level 5.2) video decoding
    - Supports resolution up to 4096x2160@60fps
    - Supports bitrate up to 135Mbps
    - Supports resolutions for all DVB, ATSC, HDTV, DVD and VCD
    - Supports SVAFF 2ES (for Dual Decode)
    - Supports MVC 3D decoding upto 1080p@60fps
  - VP8 Decoder<sup>Optional</sup>
    - Supports Google VP8 decoder
    - Supports resolution up to 1920x1080@30fps
    - Supports maximum bitrate upto 50Mbps
  - VP9 Decoder<sup>Optional</sup>
    - Supports Google VP9 decoder
    - Supports 4:2:0 subsampling and 8bit/10bit color depth
    - Supports max resolution and frame rate 4096x2160@60fps
    - Supports max birate upto 100Mbps

- AVS+ Decoder<sup>Optional</sup>
  - Supports Broadcasting profile, level 6.0.1.08.60 (AVS+)
  - Supports Jizhun profile, level 6.0
  - Supports bitrate up to 50Mbps
  - Supports resolution up to 1920x1080@60fps
  - Supports dual stream decoding
- RealMedia Decoder<sup>Optional</sup>
  - Supports RV8, RV9, RV10 decoders
  - Supports file formats with RM and RMVB
  - Supports maximum resolution up to 1080p@30fps
  - Supports Picture Re-sampling
  - Supports in-loop de-block for B-frame
- Hardware PNG / GIF Decoder
  - Supports up to 8192 x 8192 (per channel 8 bits), or 4096 x 8192(per channel 16 bits) pixel image
  - PNG format 1bpp/2bpp/4bpp/8bpp index(palette) mode support
  - PNG transparency mode support
  - Interlaced / non-interlaced GIF support
  - ARGB8888, RGB565, YUV422(YUYV),YUV422(YVYU),gray, gray with alpha output format support
- Hardware JPEG Decoder
  - Supports upto 1280x720@30fps
  - Supports formats: 422/411/420/444/422T
  - Supports scaling down ratios: 1/2x1/2, 1/4x1/4, 1/8x1/8
  - Supports both color and grayscale pictures
  - Supports sequential mode, single scan
  - Supports programmable Region of Interest (ROI)
  - Following the file header scan the hardware decoder fully handles the decode process
- VC-1 Video Decoder<sup>Optional</sup>
  - Supports SMPTE-421M (VC1 video) decoding up to AP@L3 (2048x1024p60)
  - Supports dual stream decoding for 3D content
- NTSC/PAL/SECAM Video Decoder
  - Supports NTSC-M, NTSC-J, NTSC-4.43, PAL (B, D, G, H, M, N, I, Nc), and SECAM standards
  - Automatic standard detection
  - Motion adaptive 3D comb filter
  - Supports configurable CVBS or Y/C S-video inputs
  - Supports Teletext, Closed Caption (analog CC 608/ analog CC 708) and V-chip
- Multi-Standard TV Sound Processor
  - Supports BTSC/A2 demodulation
  - Supports NICAM/FM/AM demodulation
  - Supports MTS Mode Mono/Stereo/SAP in BTSC mode
  - Supports Mono/Stereo/Dual in A2/NICAM mode
  - Built-in audio sampling rate conversion (SRC)
  - Audio processing for loudspeaker channel, including volume, balance, mute, tone, EQ, virtual stereo/surround and treble/bass controls
  - Advanced sound processing options available, for example: Dolby<sup>(1)</sup>, DTS<sup>(2)</sup>, DBX-TV<sup>(3)</sup>
  - Supports digital audio format decoding: MPEG-1, MPEG-2 (Layer I/II), MP3, Dolby Digital (AC-3)<sup>Optional</sup>, Dolby Digital Plus<sup>Optional</sup>, AAC-LC, HE-AAC, WMA and WMA9 Pro
  - Supports Multi-stream programs :
    - MS11<sup>Optional</sup>, MS12 v1.3 (Profile B)<sup>Optional</sup>, MS12 v2.2 (Dolby Atmos)<sup>Optional</sup> and DTS M6<sup>Optional</sup>
  - Dolby Digital Encoder for trans-coding streams to Dolby Digital 5.1 (DDCO), DTS M6 multi-stream decoder/encoder
  - Supports Audio Description
  - Supports MPEG audio encoding
  - Supports time-shifting PVR
  - Supports programmable delay for audio/video synchronization

- **Audio Interface**
  - Two L/R audio line-inputs
  - One L/R outputs for main speakers and additional line-outputs
  - Supports stereo headphone driver
  - I2S digital audio output
  - S/PDIF digital audio output
  - Supports HDMI receiver ARC function
  - Support PDM input for 2~8 channels digital microphone
- **Analog RGB Compliant Input Ports**
  - Two analog ports support up to 1080P
  - Supports PC RGB input up to SXGA@75Hz
  - Supports HDTV RGB/YCbPr/YCbCr
  - Supports Composite Sync and Sync-on-Green
  - Automatic color calibration
- **Analog RGB Auto-Configuration & Detection**
  - Auto input signal format and mode detection
  - Auto-tuning function including phasing, positioning, offset, gain
  - Sync Detection for H/V Sync
- **DVI/HDCP/HDMI Compliant Input Ports**
  - Four HDMI/DVI Input ports
  - HDMI 2.0b/1.4b Compliant
  - MStar iSwitch for fast HDMI switching
  - HDCP 2.2/1.4 Compliant
  - Supports HDMI CEC
  - Supports HDMI 3D formats
  - Supports HDMI ARC
  - Robust receiver with excellent long-cable support
- **MStar High Performance Video Processor**
  - Video Processing Engine
    - Supports up to 4K UHD@60p
    - 10-/12-bit Internal Data Processing
    - Dual-Engine Architecture supporting PIP/PBP
    - Arbitrary Frame Rate Conversion
  - Video Care Technology
    - Video Line Broken Artifact Detection and Removal
    - Video Detection & Repairing Technology for Lousy Inputs such as Internet Streaming
- Fully Programmable multi-function scaling engine
  - High-Tap Filters with Programmable Parameter
  - An advanced Zoom Algorithm providing Aliasing/Ringing Suppression
  - Nonlinear Video Scaling supports various modes including Panorama
  - Supports Dynamic Scaling for RM, VC-1 <sup>Optional</sup>
  - Fully Programmable Zoom Ratios for Up/Down Scaling
  - Independent Horizontal and Vertical Zoom
- Deinterlacer
  - Motion Compensated Video Deinterlacing with Motion Object Stabilizer
  - Motion Adaptive Deinterlacer
  - Edge-Oriented Deinterlacer with Edge Smoothing and Artifact Removal
  - Automatic 3:2/2:2/M:N Pull-Down Detection and Recovery
- MStar Genuine 3D
  - Supports Mandatory 3D Format
- Motion Frame Rate Conversion
  - Supports Frame Repeat Frame Rate Conversion
- Backlight Technology
  - Supports Direct and Edge Types Local Dimming
  - Programmable Light Spread Profile
  - Content Adaptive LCD Backlight Control
- High Dynamic Range
  - Supports SMPTE ST-2084 / ST-2086
  - Supports ARIB STD-B67 ( Hybrid Log Gamma ) / BT.2100
  - Supports 2094-40 ( HDR10 plus )
  - Ultra HD Premium Ready
  - Dolby Vision <sup>Optional</sup>
- Response Time Compensation
  - Supports Overdrive Technology

## ■ MStar Professional PQ Engine

### • UltraClear

- MPEG Artifact Removal
  - ◇ Advanced Adaptive Block Noise Reduction
  - ◇ Advanced Mosquito Noise Cancellation
- UltraClear Noise Reduction
  - ◇ 3D Motion-Estimation Temporal Filtering
- 3D Noise Reduction
  - ◇ 3D Temporal Noise Reduction for Lousy Air/Cable Input

### • S-Powers

- Video Enhancement Processor
  - ◇ Advanced 3D Independent Multi-Band Control Sharpness Technology
  - ◇ Advanced Video Enhancement Algorithm provides Aliasing/Ringing Suppression
  - ◇ Advanced Chroma Transient Improvement
  - ◇ Supports Luma Transient Improvement
- Super Resolution
  - ◇ Local Detail Enhancement
  - ◇ SuperiorClear Multi-Directional Jagged Compensation Technology

### • MACE

- MStar Advanced Color Engine
  - ◇ MStar Graffiti Color Manager
  - ◇ Color Stain Removal Technology
- Standard Color Format and Processing
  - ◇ Fully programmable Input/Output CSC
  - ◇ BT601, BT709, BT2020(CL/NCL)
  - ◇ xvYCC601, xvYCC709
  - ◇ AdobeRGB, AdobeYCC601
  - ◇ sRGB, sYCC601
  - ◇ Fully Programmable 12-bits RGB Gamma

### – Gamut Mapping

- ◇ Nonlinear/Linear RGB Domain Gamut Mapping
- ◇ Supports 2D Gamut Mapping
- ◇ Supports 3D Gamut Mapping Engine

### • Luce

#### – Contrast Enhancement

- ◇ Real-Time, Content Adaptive Contrast Enhancement with Chroma Compensated
- ◇ Ultra-Contrast Dimming

#### – SDR to HDR

- ◇ MaxVivid

## ■ Output Interface

- Single/Dual link 8/10-bit LVDS output
- Supports panel resolution up to Full HD 1920x1080@ 60Hz (LVDS 2-ch)
- 8-lane 8/10-bit Vby1 output (configurable width: 2/4/8 lanes)
- Supports panel resolution up to Ultra HD @ 60Hz (Vby1 8 lanes)
- Supports OSD bypass to MStar FRC 120Hz/240Hz chip (optional)
- Supports programmable timing controller
- Supports mini-LVDS 2-ch interface, panel resolution up to Full HD @ 60Hz
- Supports TTL output, update to 1920x1080@ 60Hz
- Supports EPI interface, panel resolution up to Full HD @ 60Hz
- Supports USI-T interface, panel resolution up to Ultra HD @ 60Hz
- Supports iSP interface, panel resolution up to Ultra HD @ 60Hz
- Supports CEDS interface, panel resolution up to Ultra HD @ 60Hz
- Supports CMPI interface, panel resolution up to Ultra HD @ 60Hz
- Supports CHPI interface, panel resolution up to Ultra HD @ 60Hz
- Supports CSPI interface, panel resolution up to Ultra HD @ 60Hz
- Supports dithering options
- Spread spectrum output frequency for EMI suppression

- Supports 60Hz 3D polarized panel (line interleave)
- Supports Cinema output mode
- **CVBS Video Output**
  - Supports CVBS online bypass output
- **2D Graphics Engine**
  - Hardware Graphics Engine for responsive interactive applications
  - Supports point draw, line draw, rectangle draw/fill and text draw
  - Supports BitBlt, stretch BitBlt, italic BitBlt, Mirror BitBlt and rotate BitBlt
  - Supports alpha-blending operation
  - Supports source/destination color key and alpha key
  - Supports dither
  - Supports color space conversion and format transformation
  - Raster Operation (ROP)
  - Supports DFB and Porter-Duff operation
- **VIF Demodulator**
  - Compliant with NTSC M/N, PAL B, G/H, I, D/K, SECAM L/L' standards
  - Supports low IF architecture
  - Audio/Video internal dual-path processor
  - Locking range improvement
- **ATSC Demodulator**
  - ATSC A/53 compliant 8VSB
  - ITU-T J.83 Annex B, SCTE DVS-031 compliant 64/256QAM receiver
  - 2010 - A74 compliant
  - All digital demodulation and timing recovery loops for tracking frequency and clock offset
  - Automatic co-channel and adjacent channel interference suppression
  - Impulse-Noise suppression
  - Integrated deinterleaver  
RAM for Level 1 J =1 and Level 2 J= 1,2,3,4
  - Supports LIF interfaces
- **ISDB-T Demodulator**
  - Compliant with ISDB-T ARIB STD-B31
  - Compliant with ISDB-Tsb ARIB STD-B29
  - Supports all modes defined in ISDB-T spec
  - Supports all guard ratios: 1/4, 1/8, 1/16, 1/32
  - Support LIF interfaces
  - Impulse-noise suppression
  - Phase noise compensation
  - Outside-GI performance improvement
  - CNR performance improvement
- **DVB-C Demodulator**
  - Compliant with ITU J.83 Annex A/C DVB-C (EN 300 429)
  - Supports 1-7.2 M Baud symbol rate
  - Automatic blind channel scan ( constellation and symbol rate)
  - Supports LIF interfaces
  - IIS performance improvement
- **DVB-T Demodulator**
  - Compliant with DVB-T (ETSI EN 300 744)
  - Nordig 2.2.2, D-book 7.0 compliant
  - Accepts low IF inputs in 6, 7, 8MHz channel bandwidths
  - Supports all guard intervals (1/32 to 1/4)
  - Supports all constellations (QPSK, 16-QAM, 64-QAM)
  - Ultra fast automatic blind UHF/VHF channel scan
  - Optimized for SFN channels with pre/post-cursive echoes inside/outside the guard
  - Phase-Noise suppression
  - Impulse-Noise suppression
  - All digital demodulation and timing recovery loops for tracking frequency and clock offset
  - Automatic co-channel and adjacent channel interference suppression
  - CNR performance improvement
  - Outside-GI performance improvement
- **DVB-T2 Demodulator**
  - Compliant with DVB-T2 (ETSI EN 302 755) v1.3.1, T2-base & T2-Lite profile
  - Nordig Unified 2.2.2, D-Book 7.0 compliant
  - Supports all guard intervals (1/128 to 1/4)
  - Supports all FFT modes from 1K to 32K

- Supports all long and short block code rates (1/2, 3/5, 2/3, 3/4, 4/5, 5/6, 2/5, 1/3)
- Supports all constellations (QPSK, 16-QAM, 64-QAM, 256-QAM)
- Transmit diversity (MISO) support
- Supports all scattered pilot patterns (PP1 to PP8)
- Supports rotated and non-rotated constellations
- Supports single and multiple PLPs
- Accept low IF inputs in 1.7, 5, 6, 7, 8MHz channel bandwidths
- All digital demodulation and timing recovery loops for tracking frequency and clock offset
- Automatic co-channel and adjacent channel interference suppression
- Impulse-Noise suppression
- Outside GI improvement
- Locking time improvement
- **DVB-S Demodulator**
  - Compliant with DVB-S (ETSI EN 300 421)
  - Data Rate: 1-70 Msps
  - Code Rates: 1/2, 2/3, 3/4, 5/6, 7/8
  - Carrier frequency acquisition range: 5MHz
  - Fast automatic blind scan of symbol rates and carrier frequencies
  - Equalizer compensates for channel impairment
  - DiSEqCTM 2.0 compatible with LNB controller
  - Automatic co-channel and adjacent channel interference suppression
  - Impulse-Noise suppression
  - All digital demodulation and timing recovery loops for tracking frequency and clock offset
  - Novel carrier recovery algorithms for tracking and compensating large phase noises
  - Integrated FEC decoders for near Shannon limit performances
  - Integrated signal quality and BER monitors
  - Improved CNR performance
- **DVB-S2 Demodulator**
  - Compliant with DVB-S2 (ETSI EN 302 307)
  - Data Rate: 1-70 Msps for QPSK, 8PSK, 16APSK, 1-57 Msps for 32APSK
  - Constellations: QPSK, 8PSK, 16APSK and 32APSK
  - QPSK Code Rates: 1/2, 3/5, 2/3, 3/4, 4/5, 5/6, 2/5, 1/3
  - 8PSK Code Rates: 3/5, 2/3, 3/4, 5/6, 8/9, 9/10
  - 16APSK Code Rates: 2/3, 3/4, 4/5, 5/6, 8/9, 9/10
  - 32APSK Code Rates: 3/4, 4/5, 5/6, 8/9, 9/10
  - Support CCM and VCM
  - Support Single Transport Stream and Multiple Transport Streams
  - Roll-off factors for pulse shaping: 0.2, 0.25, and 0.35
  - Carrier frequency acquisition range: 5MHz
  - Fast automatic blind scan of symbol rates and carrier frequencies
  - Equalizer compensates for channel impairment
  - DiSEqCTM 2.0 compatible with LNB controller
  - Automatic co-channel and adjacent channel interference suppression
  - Impulse-Noise suppression
  - All digital demodulation and timing recovery loops for tracking frequency and clock offset
  - Novel carrier recovery algorithms for tracking and compensating large phase noises
  - Integrated FEC decoders for near Shannon limit performances
  - Integrated signal quality and BER monitors
- **DVB-S2X Demodulator**
  - Compliant with DVB-S2 Extensions (ETSI EN 302 307-2, Broadcast services except for Channel Bonding)
  - Data Rate: 1-70 Msps for QPSK, 8PSK, 8APSK-L, 16APSK, 16APSK-L, 1-57 Msps for 32APSK, and 32APSK-L
  - Constellations: QPSK, 8PSK, 8APSK-L, 16APSK, 16APSK-L, 32APSK, and 32APSK-L
  - QPSK Code Rates: 1/4, 1/3, 2/5, 1/2, 3/5, 2/3, 3/4, 4/5, 5/6, 8/9, 9/10, 13/45, 9/20, 11/20
  - 8PSK Code Rates: 3/5, 2/3, 3/4, 5/6, 8/9, 9/10, 23/36, 25/36, 13/18
  - 8APSK-L Code Rates: 5/9, 26/45
  - 16APSK Code Rates: 2/3, 3/4, 4/5, 5/6, 8/9, 9/10, 26/45, 3/5, 28/45, 23/36, 25/36, 13/18, 7/9, 77/90
  - 16APSK-L Code Rates: 5/9, 8/15, 1/2, 3/5, 2/3
  - 32APSK Code Rates: 3/4, 4/5, 5/6, 8/9, 9/10,

- 32/45, 11/15, 7/9
- 32APSK-L Code Rates: 2/3
- Support CCM and VCM
- Support Single Transport Stream and Multiple Transport Streams
- Roll-off factors for pulse shaping: 0.05, 0.1, 0.15, 0.2, 0.25, and 0.35
- Carrier frequency acquisition range: 5MHz
- Fast automatic blind scan of symbol rates and carrier frequencies
- Equalizer compensates for channel impairment
- DiSEqCTM 2.0 compatible with LNB controller
- Automatic co-channel and adjacent channel interference suppression
- Impulse-Noise suppression
- All digital demodulation and timing recovery loops for tracking frequency and clock offset
- Novel carrier recovery algorithms for tracking and compensating large phase noises
- Integrated FEC decoders for near Shannon

limit performances

- Integrated signal quality and BER monitors

#### ■ Connectivity

- USB 2.0 host ports x 3 + (host + device) x 1
- USB architecture designed for efficient support of external storage devices in conjunction with off air broadcasting
- Built-in 10/100Mbps Ethernet PHY interface
- Supports Ethernet Wake-On-Lan

#### ■ Miscellaneous

- DRAM interface supporting 64-bit DDR3 or DDR4
- Supports PVR
- Flash interface for external eMMC support
- Power control module with ultra-low power MCU available in standby mode
- 758-ball BGA package
- Operating Voltages: Core Power, 1.5V (DDR3), 1.22V (DDR4) and 3.3V (I/O and analog)

### Recommended Operating Conditions

Parameter	Symbol	Min	Typ	Max	Unit
3.3V Supply Voltages	V <sub>VDD_33</sub>	3.14	3.3	3.46	V
1.5V Supply Voltages (DDR3)	V <sub>VDD_15</sub>	1.43	1.5	1.57	V
1.22V Supply Voltages (DDR4)	V <sub>VDD_122</sub>	1.19	1.22	1.25	V
2.5V Supply Voltages (DDR4)	V <sub>VDD_25</sub>	2.38	2.5	2.62	V
Core Supply Voltages	V <sub>VDD_core</sub>		TBD		V
CPU Supply Voltages	V <sub>VDD_cpu</sub>		TBD		V
Ambient Operating Temperature	T <sub>A</sub>	0		70	°C
Junction Temperature	T <sub>J</sub>			125	°C

Table: Recommended operating condition



## 7.1.5GB DDR3 SDRAM

### NANYA 128MX16 NT5CB128M16JR-FL 2133 (U110-U113)

#### Description

### Basic Functionality

The DDR3(L) SDRAM is a high-speed dynamic random access memory internally configured as an eight-bank DRAM. The DDR3(L) SDRAM uses an 8n prefetch architecture to achieve high speed operation. The 8n prefetch architecture is combined with an interface designed to transfer two data words per clock cycle at the I/O pins. A single read or write operation for the DDR3(L) SDRAM consists of a single 8n-bit wide, four clock data transfer at the internal DRAM core and eight corresponding n-bit wide, one-half clock cycle data transfers at the I/O pins.

Read and write operation to the DDR3(L) SDRAM are burst oriented, start at a selected location, and continue for a burst length of eight or a 'chopped' burst of four in a programmed sequence. Operation begins with the registration of an Active command, which is then followed by a Read or Write command. The address bits registered coincident with the Active command are used to select the bank and row to be activated (BA0-BA2 select the bank; A0-A14 select the row). The address bit registered coincident with the Read or Write command are used to select the starting column location for the burst operation, determine if the auto precharge command is to be issued (via A10), and select BC4 or BL8 mode 'on the fly' (via A12) if enabled in the mode register.

Prior to normal operation, the DDR3(L) SDRAM must be powered up and initialized in a predefined manner. The following sections provide detailed information covering device reset and initialization, register definition, command descriptions and device operation.

#### Features

- **JEDEC DDR3 Compliant**
  - 8n Prefetch Architecture
  - Differential Clock(CK/ $\overline{\text{CK}}$ ) and Data Strobe(DQS/ $\overline{\text{DQS}}$ )
  - Double-data rate on DQs, DQS and DM
- **Data Integrity**
  - Auto Self Refresh (ASR) by DRAM built-in TS
  - Auto Refresh and Self Refresh Modes
- **Power Saving Mode**
  - Power Down Mode
- **Signal Integrity**
  - Configurable DS for system compatibility
  - Configurable On-Die Termination
  - ZQ Calibration for DS/ODT impedance accuracy via external ZQ pad (240 ohm  $\pm$  1%)
- **Signal Synchronization**
  - Write Leveling via MR settings <sup>5</sup>
  - Read Leveling via MPR
- **Interface and Power Supply**
  - SSTL\_15 for DDR3:VDD/VDDQ=1.5V( $\pm$ 0.075V)
  - SSTL\_135<sup>3</sup> for DDR3L:VDD/VDDQ=1.35V(-0.067/+0.1V)

## AC & DC Operating Conditions

### Recommended DC Operating Conditions

Symbol	Parameter		Rating			Unit	Note
			Min.	Typ.	Max.		
VDD	Supply Voltage	DDR3	1.425	1.5	1.575	V	1,2
		DDR3L	1.283	1.35	1.45		3,4,5,6,7
VDDQ	Supply Voltage for Output	DDR3	1.425	1.5	1.575	V	1,2
		DDR3L	1.283	1.35	1.45		3,4,5,6,7

Note:

1. Under all conditions VDDQ must be less than or equal to VDD.
2. VDDQ tracks with VDD. AC parameters are measured with VDD and VDDQ tied together.
3. Maximum DC value may not be greater than 1.425V. The DC value is the linear average of VDD/ VDDQ(t) over a very long period of time (e.g., 1 sec).
4. If maximum limit is exceeded, input levels shall be governed by DDR3 specifications.
5. Under these supply voltages, the device operates to this DDR3L specification.
6. Once initialized for DDR3 operation, DDR3L operation may only be used if the device is in reset while VDD and VDDQ are changed for DDR3L operation.
7. 1.35V DDR3L are backward compatible to 1.5V DDR3 parts.

## 8. 8 GB EMMC

### **SAMSUNG EMMC 8GB KLM8G1GETF-B041 BGA153 (U128)**

#### **Description**

SAMSUNG eMMC is an embedded MMC solution designed in a BGA package form. eMMC operation is identical to a MMC device and therefore is a simple read and write to memory using MMC protocol v5.1 which is an industry standard. eMMC consists of NAND flash and a MMC controller. 3V supply voltage is required for the NAND area (VDDF or VCC) whereas 1.8V or 3V dual supply voltage (VDD or VCCQ) is supported for the MMC controller. SAMSUNG eMMC supports HS400 in order to improve sequential bandwidth, especially sequential read performance. There are several advantages of using eMMC. It is easy to use as the MMC interface allows easy integration with any microprocessor with MMC host. Any revision or amendment of NAND is invisible to the host as the embedded MMC controller insulates NAND technology from the host. This leads to faster product development as well as faster times to market. The embedded flash management software or FTL(Flash Transition Layer) of eMMC manages Wear Leveling, Bad Block Management and ECC. The FTL supports all features of the Samsung NAND flash and achieves optimal performance.

## Key Features

- Embedded MultiMediaCard Ver. 5.1 compatible.
- SAMSUNG eMMC supports features of eMMC5.1 which are defined in JEDEC Standard
- Major Supported Features : HS400, Field Firmware Update, Cache, Command Queuing, Enhanced Strobe Mode, Secure Write Protection, Partition types
- Non-supported Features : Large Sector Size (4KB)
- Backward compatibility with previous MultiMediaCard system specification (1bit data bus, multi-eMMC systems)
- Data bus width : 1bit (Default), 4bit and 8bit
- MMC I/F Clock Frequency : 0 ~ 200MHz  
MMC I/F Boot Frequency : 0 ~ 52MHz
- Temperature : Operation (-25°C ~ 85°C), Storage without operation (-40°C ~ 85°C)
- Power : Interface power → VCCQ(1.70V ~ 1.95V), Memory power → VCC(2.7V ~ 3.6V)

Item	Min	Max	Unit
V <sub>CCQ</sub>	1.70	1.95	V
V <sub>CC</sub>	2.7	3.6	V
V <sub>SS</sub>	-0.5	0.5	V

Table: Supply Voltage

# 9. USB INTERFACE

## USB POWER SWITCH ADJ SAFE TPS25221 SOT23-6 (U117-U109)



### 1 Features

- 2.5-V to 5.5-V  $V_{OPERATING}$
- Pin-to-Pin with TI Switch Portfolio
- 2-A  $I_{CONT\_MAX}$
- 0.277-A to 2.7-A Adjustable  $I_{LIMIT}$  ( $\pm 10\%$  at 2.7 A)
- 70-m $\Omega$  (typical)  $R_{ON}$
- 2- $\mu$ s Short Circuit Response
- 8-ms Fault Reporting Deglitch
- Reverse Current Blocking (when disabled)
- Built-In Soft Start
- UL 60950 and UL 62368 Recognition Pending
- 15-kV ESD Protection per IEC 61000-4-2 (with external capacitance)

### 2 Applications

- USB Ports/Hubs, Laptops, Desktops
- High-Definition Digital TVs
- Set Top Boxes
- Optical Socket Protection

### Pin Configuration and Functions



### 3 Description

The TPS25221 is intended for applications such as USB where heavy capacitive loads and short circuits may be encountered. The programmable current-limit threshold maybe set between 277 mA and 2.7 A (typical) using an external resistor. Current-limit accuracy as tight as  $\pm 10\%$  can be achieved at the higher current-limit settings. The power-switch rise and fall times are controlled to minimize current surges during turn on and turn off.

The TPS25221 limits output current to the programmed level when the output load attempts to exceeds the current-limit threshold. The **FAULT** output asserts low during overcurrent conditions.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TPS25221	SOT-23 (6)	2.90 mm x 1.60 mm
	WSO6 (6)	2.00 mm x 2.00 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

#### Pin Functions

NAME	PIN		I/O	DESCRIPTION
	SOT-23	WSO6		
IN	1	6	I	Input voltage and power switch drain; connect a 0.1 $\mu$ F or greater ceramic capacitor from IN to GND close to IC
GND	2	5	--	Ground connection
EN	3	4	I	Enable input, logic high/low turns on power switch
$\overline{\text{FAULT}}$	4	3	O	Active-low open-drain output, asserted during over-current, or over-temperature conditions
ILIM	5	2	O	External resistor used to set current limit threshold
OUT	6	1	O	Power switch output, connect to load
Thermal Pad	--	PAD	--	Internally connected to GND; used to heat-sink the part to the circuit board traces. Connect thermal pad to GND pin externally.

## 7.5 Electrical Characteristics

over recommended operating conditions,  $V_{EN} = V_{IN}$ ,  $R_{FAULT} = 10\text{ k}\Omega$  (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
<b>POWER SWITCH</b>							
$r_{DS(on)}$	Static drain-source on-state resistance	DBV package, $T_J = 25^\circ\text{C}$		70	80	m $\Omega$	
		DBV package, $-40^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$			110		
		DRV package, $T_J = 25^\circ\text{C}$		70	92		
		DRV package, $-40^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$			122		
$t_r$	Rise time, output	$V_{IN} = 5.5\text{ V}$	$C_L = 1\text{ }\mu\text{F}$ , $R_L = 100\text{ }\Omega$ , (see <a href="#">Fig 1</a> )	0.55	0.95	ms	
		$V_{IN} = 2.5\text{ V}$		0.35	0.62		
$t_f$	Fall time, output	$V_{IN} = 5.5\text{ V}$		0.24	0.3		
		$V_{IN} = 2.5\text{ V}$		0.22	0.28		
<b>ENABLE INPUT EN OR <math>\overline{\text{EN}}</math></b>							
	Enable pin turn on/off threshold		0.8		1.6	V	
$I_{EN}$	Input current	$V_{EN} = 0\text{ V}$ or $5.5\text{ V}$	-0.5	0	0.5	$\mu\text{A}$	
$t_{on}$	Turnon time	$C_L = 1\text{ }\mu\text{F}$ , $R_L = 100\text{ }\Omega$ , (see <a href="#">Fig 2</a> )			3	ms	
$t_{off}$	Turnoff time	$C_L = 1\text{ }\mu\text{F}$ , $R_L = 100\text{ }\Omega$ , (see <a href="#">Fig 2</a> )			0.7	ms	
<b>CURRENT LIMIT</b>							
$I_{OS}$	Current-limit threshold (Maximum DC output current $I_{OUT}$ delivered to load) and Short-circuit current, OUT connected to GND	$R_{LIM} = 20\text{ k}\Omega$	$T_J = 25^\circ\text{C}$	2585	2720	2850	mA
			$-40^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$	2560		2880	
		$R_{LIM} = 30\text{ k}\Omega$	$T_J = 25^\circ\text{C}$	1710	1820	1930	
			$-40^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$	1700		1945	
		$R_{LIM} = 80\text{ k}\Omega$	$T_J = 25^\circ\text{C}$	630	690	755	
			$-40^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$	610		790	
$R_{LIM} = 210\text{ k}\Omega$	$T_J = 25^\circ\text{C}$	220	275	330			
	$-40^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$	210		370			
$t_{OS}$	Response time to short circuit	$V_{IN} = 5\text{ V}$ (see <a href="#">Fig 4</a> )		1.5		$\mu\text{s}$	
<b>SUPPLY CURRENT</b>							
$I_{SD}$	Supply current, switch disable	$V_{IN} = 5.5\text{ V}$ , No load on OUT, $V_{EN} = 0\text{ V}$ , $R_{LIM} = 20\text{ k}\Omega$		0.02	0.5	$\mu\text{A}$	
$I_{SE}$	Supply current, switch enable	$V_{IN} = 5.5\text{ V}$ , No load on OUT, $R_{LIM} = 20\text{ k}\Omega$		75	90	$\mu\text{A}$	
<b>UNDERVOLTAGE LOCKOUT</b>							
UVLO	Low-level input voltage, IN	$V_{IN}$ rising		2.37	2.47	V	
	Hysteresis, IN	$T_J = 25^\circ\text{C}$		45		mV	
<b>FAULT FLAG</b>							
$V_{OL}$	Output low voltage, $\overline{\text{FAULT}}$	$I_{FAULT} = 1\text{ mA}$			180	mV	
	Off-state leakage	$V_{FAULT} = 5.5\text{ V}$			0.5	$\mu\text{A}$	
	$\overline{\text{FAULT}}$ deglitch	$\overline{\text{FAULT}}$ assertion or de-assertion due to overcurrent condition	6	8	12	ms	
<b>THERMAL SHUTDOWN</b>							
	Thermal shutdown threshold			165		$^\circ\text{C}$	
	Thermal shutdown threshold in current-limit			145		$^\circ\text{C}$	
	Hysteresis			20		$^\circ\text{C}$	

## 10. CI INTERFACE

17MB170E Digital CI ve Smart Card Interface Block diagram:




Figure: CI interface

## 11. SOFTWARE UPDATE

### MAIN SOFTWARE UPDATE

In MB170E project, please follow software update procedure:

Method-1

1. Copy MstarUpgrade.bin to USB stick (root directory, FAT32)
2. Enter M-Boot console first (Long press "ENTER" key on Tera Term Console when your device reboot then do AC On)
3. Plug the USB stick to your target board
4. Execute "custar" in M-Boot console to perform upgrading

Method-2

1. Copy upgrade\_loader.pkg to root folder of USB stick (or copy upgrade\_loader\_no\_tvcertificate.pkg if you don't want to erase keys, credentials, etc.)
2. Insert USB disk to one of the USB ports on your TV
3. Power on TV and wait until you see the bootlogo
4. You should see logs like below

## 12. TROUBLESHOOTING


### A. NO BACKLIGHT PROBLEM

**Problem:** If TV is working, led is normal and there is no picture and backlight on the panel.

**Possible causes:** Backlight pin, dimming pin, backlight supply, stby on/off pin


BACKLIGHT\_ON/OFF pin should be high when the backlight is ON. Collector pin of Q113 must be low when the backlight is OFF. If it is a problem, please check Q181. Also it can be tested in TP500 or Pin5 of CN2 in main board. Please also check panel cables.

## Backlight On/Off Circuit




Dimming pin should be high or square wave in open position. If it is low, please check S294 for MTK side. It also can be checked at TP499. Please also check panel or power cables and connectors.

## DIMMING




Panel power supply should be in panel specs. Please check Q151, shown below; also it can be checked TP276.

# PANEL SUPPLY SWITCH



STBY\_ON/OFF should be low for TV on condition, please check Q114's collector.

# STBY On/Off Circuit






## B. CI MODULE PROBLEM


**Problem:** CI is not working when CI module inserted.

**Possible causes:** Supply, supply control pin, detects pins, mechanical positions of pins.

- CI supply should be 5V when CI module inserted. If it is not 5V please check CI\_PWR\_CTRL, this pin should be low.




- Please check mechanical position of CI module. Is it inserted properly or not?
- Detect ports should be low. If it is not low please check CI connector pins, CI module pins.



### C. IR PROBLEM

**Problem:** LED or IR not working


Check LED card supply on MB170E chassis.



## D. KEYPAD TOUCHPAD PROBLEMS

**Problem:** Keypad or Touchpad is not working

Check keypad supply on MB170E.



## KEYBOARD


## E. USB PROBLEMS

**Problem:** USB is not working or no USB Detection.



Check USB Supply, It should be nearly 5V. Also USB Enable should be logic high.

USB Control is optional, so U109 and U117 may not be added. Check supply voltages only.

### USB1 2.0




### USB2 2.0




## F. NO SOUND PROBLEM

**Problem:** No audio at main TV speaker outputs.

Check supply voltages of 24V\_VCC, VDD\_AUDIO and 3V3\_AMP with a voltage-meter. There may be a problem in headphone connector or headphone detect circuit (when headphone is connected, speakers are automatically muted). Measure voltage at HP\_DETECT pin, it should be 3.3V.



## HEADPHONE OUTPUT



## G. STANDBY ON/OFF PROBLEM

**Problem:** Device cannot boot, TV hangs in standby mode.

There may be a problem about power supply. Check main supplies with a voltage-meter. Also there may be a problem about SW. Try to update TV with latest SW. Additionally it is good to check SW printouts via 51

Teraterm program. These printouts may give a clue about the problem. You can use VGA for Teraterm program connection.

### **H. NO SIGNAL PROBLEM IN DVB-S/S2 MODE**


**Problem:** No signal or Low signal in DVB-S/S2 mode.

Check signal cables and LNB voltage, if there is no problem, check M88TS6011 (U3) supply voltages; 3V3\_VCC\_SAT.

If the above measurements are OK, then measure the voltage from the PIN1 of U3.

If the PIN9 voltage is equal to 0V, please check i2c waveforms and software. If the PIN9 voltage is lower than 1V(e.g: 0.8V or 0.3V), change the U3 with a new part.

## **SAT TUNER**




### **I. NO SIGNAL PROBLEM IN DVB-T MODE**

**Problem:** No signal or Low signal in DVB-T mode.

Check signal cables and LNB voltage, if there is no problem, check SI2151 (U118) supply voltages; 3V3\_TUNER.

If the above measurements are OK, then change the U118 with a new part.


# TUNER




### 13. SERVICE MENU SETTINGS

In order to reach service menu, first chose Channel, then press “MENU” buton, press “Advanced Options” then write “4725” by using remote controller.

You can see the service menu main screen below. You can check SW releases by using this menu under Diagnostic title. In addition, you can make changes on video settings, audio settings, DAP Parameters etc. using regarding titles. You may also use USB Operations for SW update and update Unique Keys and Configuration files.




Service Menu





Diagnostic

# 14. GENERAL BLOCK DIAGRAM



















### SPDIF OUT




4

U139  
MSD95NTGW8D


<p>MOD_TX_P00/_VSYNC/_VX1_0- MOD_TX_N00/_HSYNC/_VX1_0+ MOD_TX_P01/_DE/_VX1_1- MOD_TX_N01/_CLK/_VX1_1+ MOD_TX_P02/_RED[7]/_LVB0-/_VX1_2- MOD_TX_N02/_RED[6]/_LVB0+/_VX1_2+ MOD_TX_P03/_RED[5]/_LVB1-/_VX1_3- MOD_TX_N03/_RED[4]/_LVB1+/_VX1_3+ MOD_TX_P04/_RED[3]/_LVB2-/_VX1_4- MOD_TX_N04/_RED[2]/_LVB2+/_VX1_4+ MOD_TX_P05/_RED[1]/_LVBCLK-/_VX1_5- MOD_TX_N05/_RED[0]/_LVBCLK+/_VX1_5+ MOD_TX_P06/_GREEN[7]/_LVB3-/_VX1_6- MOD_TX_N06/_GREEN[6]/_LVB3+/_VX1_6+ MOD_TX_P07/_GREEN[5]/_LVB4-/_VX1_7- MOD_TX_N07/_GREEN[4]/_LVB4+/_VX1_7+ MOD_TX_P08/_GREEN[3]/_LVA0-/_Vx1_OSD_00- MOD_TX_N08/_GREEN[2]/_LVA0+/_Vx1_OSD_00+ MOD_TX_P09/_GREEN[1]/_LVA1-/_Vx1_OSD_01- MOD_TX_N09/_GREEN[0]/_LVA1+/_Vx1_OSD_01+ MOD_TX_P10/_BLUE[7]/_LVA2-/_Vx1_OSD_02- MOD_TX_N10/_BLUE[6]/_LVA2+/_Vx1_OSD_02+ MOD_TX_P11/_BLUE[5]/_LVA3-/_Vx1_OSD_03- MOD_TX_N11/_BLUE[4]/_LVA3+/_Vx1_OSD_03+ MOD_TX_P12/_BLUE[3]/_LVA3-/_LOCKN MOD_TX_N12/_BLUE[2]/_LVA3+/_HTPDN MOD_TX_P13/_BLUE[1]/_LVA4-/_OSD_LOCKn MOD_TX_N13/_BLUE[0]/_LVA4+/_OSD_HTPDn</p>	<p>AA30 G22_VBY0N AA29 G22_VBY0P AA28 G22_VBY1N AB29 G22_VBY1P AC29 G22_VBY2N AC28 G22_VBY2P AD29 G22_VBY3N AD30 G22_VBY3P AE30 G22_VBY4N AE29 G22_VBY4P AE28 G22_VBY5N AF29 G22_VBY5P AG29 G22_VBY6N AG28 G22_VBY6P AH29 G22_VBY7N AH30 G22_VBY7P AJ30 G22 OSD0N AJ29 G22 OSD0P AK29 G22 OSD1N AJ28 G22 OSD1P AK27 G22 OSD2N AJ27 G22 OSD2P AH27 G22 OSD3N AJ26 G22 OSD3P AJ25 G22_LOCKN AH25 G22_HTPDN AJ24 G22 OSD3P+ AK24 G22 OSDLOCKN G22 OSDHTPDN</p> <p>TCON0 V29 S122 TCON1 U28 S123 TCON2 U29 S124 TCON3 U30 S125 TCON4 T28 S126</p> <p>BRI_ADJ L29 PWM1 L28</p> <p>TESTPIN B4</p>
---	---





# HDMI1 (SIDE)



# HDMI 3





# HDMI2




**U139**  
**MSD95NTGW8D**

# ETHERNET




# USB1 2.0


# USB2 2.0






# DAA INTERFACE




# TUNER






















# SAT TUNER










# LNBp























6


U139  
MSD95NTGW8D








**MFC20 1V5\_VCC DC/DC (2A)**



$$V_{out} = 0.765 \times (1 + (R1/R2))$$



**U132 MST7411MFW**

RESET  
 VX1\_TX\_HTPD2/\_I2C\_HSC\_SDA/\_VSYNC\_Like2  
 VX1\_TX\_LOCK2/\_I2C\_HSC\_SCL/\_VSYNC\_Like3  
 XTALO  
 XTALI  
 I2CS\_SDA  
 I2CS\_SCL  
 I2CM\_SDA  
 I2CM\_SCL/\_VSYNC\_Like1  
 UART2\_TX/\_GPIO[0]  
 UART2\_RX/\_GPIO[1]  
 UART1\_TX/\_GPIO[2]  
 GPIO[3]  
 UART1\_RX/\_GPIO[51]  
 INT\_R20/\_GPIO[42]  
 INT\_R21/\_GPIO[41]  
 VID0/\_GPIO[83]  
 VID1/\_GPIO[84]  
 CHIP\_VDET  
 TESTPIN  
 GND\_EFUSE  
 DEMURA\_SCL  
 DEMURA\_SDO  
 DEMURA\_CS  
 DEMURA\_SDI  
 GPIO\_REF\_IN  
 GPIO\_FB\_IN  
 GPIO\_CS  
 CLKOUT

SPI1 CK/\_PWM2/\_GPIO[58]  
 SPI1 DI/\_PWM3/\_GPIO[59]  
 SPI2 CK/\_DIM10/\_GPIO[54]  
 SPI2 DI/\_DIM11/\_GPIO[55]  
 SPI3 CK/\_PWM0/\_GPIO[56]  
 SPI3 DI/\_PWM1/\_GPIO[57]  
 SPI4 CK/\_DIM8/\_GPIO[52]  
 SPI4 DI/\_DIM9/\_GPIO[53]  
 VSYNC\_Like/\_PWM5/\_GPIO[40]  
 DIM00/\_GPIO[32]  
 DIM01/\_GPIO[33]  
 DIM02/\_GPIO[34]  
 DIM03/\_GPIO[35]  
 DIM04/\_GPIO[36]  
 DIM05/\_GPIO[37]  
 DIM06/\_GPIO[38]  
 DIM07/\_GPIO[39]  
 TCON8/\_VX1\_TX\_HTPD/\_GPIO[18]  
 TCON9/\_VX1\_TX\_LOCK/\_GPIO[19]  
 TCON10/\_GPIO[20]  
 TCON11/\_GPIO[21]  
 TCON12/\_GPIO[22]  
 TCON13/\_GPIO[23]  
 TCON14/\_GPIO[24]  
 TCON15/\_GPIO[25]  
 PWM4/\_GPIO[9]  
 PWM\_DIM\_IN[0]/\_GPIO[10]  
 PWM\_DIM\_IN[1]/\_GPIO[11]  
 VX1\_RX\_HTPD\_O/\_GPIO[12]  
 VX1\_RX\_HTPD\_V/\_GPIO[13]  
 VX1\_RX\_LOCK\_V/\_GPIO[14]  
 VX1\_RX\_LOCK\_O/\_GPIO[15]  
 GPIO[4]  
 GPIO[5]  
 GPIO[6]  
 GPIO[7]  
 GPIO[8]  
 GPIO[16]  
 GPIO[17]

**1V\_MFC\_CORE\_20**

12V\_VCC → R122 (33k) → R211 (8k2) → MFC\_VCC\_EN  
 MFC\_VCC\_EN → U1 (MP8774H) EN  
 U1 (MP8774H) SS → C249 (100nF)  
 U1 (MP8774H) PG → R129 (22R)  
 U1 (MP8774H) VFB → R218 (10k), R134 (10k), R151 (10k)  
 U1 (MP8774H) VFB → R215 (9k1), R151 (10k)  
 U1 (MP8774H) VFB → R216 (4k7), R127 (1k)

$V_{out} = 0.6 \times (1 + (R1/R2))$   
 $R1 = 20k, R2 = 30k, V_{out} = 1V$



**U132 MST7411MFW**

RXM[0] RXP[0]  
 RXM[1] RXP[1]  
 RXM[2] RXP[2]  
 RXM[3] RXP[3]  
 RXM[4] RXP[4]  
 RXM[5] RXP[5]  
 RXM[6] RXP[6]  
 RXM[7] RXP[7]  
 RXM[8] RXP[8]  
 RXM[9] RXP[9]  
 RXM[10] RXP[10]  
 RXM[11] RXP[11]  
 RXM[12] RXP[12]  
 RXM[13] RXP[13]  
 RXM[14] RXP[14]  
 RXM[15] RXP[15]


PAD\_MOD\_TX\_N00/VBY\_0-  
 PAD\_MOD\_TX\_P00/VBY\_0+  
 PAD\_MOD\_TX\_N01/VBY\_1-  
 PAD\_MOD\_TX\_P01/VBY\_1+  
 PAD\_MOD\_TX\_N02/VBY\_2-  
 PAD\_MOD\_TX\_P02/VBY\_2+  
 PAD\_MOD\_TX\_N03/VBY\_3-  
 PAD\_MOD\_TX\_P03/VBY\_3+  
 PAD\_MOD\_TX\_N04/VBY\_4-  
 PAD\_MOD\_TX\_P04/VBY\_4+  
 PAD\_MOD\_TX\_N05/VBY\_5-  
 PAD\_MOD\_TX\_P05/VBY\_5+  
 PAD\_MOD\_TX\_N06/VBY\_6-  
 PAD\_MOD\_TX\_P06/VBY\_6+  
 PAD\_MOD\_TX\_N07/VBY\_7-  
 PAD\_MOD\_TX\_P07/VBY\_7+  
 PAD\_MOD\_TX\_N08/VBY\_8-  
 PAD\_MOD\_TX\_P08/VBY\_8+  
 PAD\_MOD\_TX\_N09/VBY\_9-  
 PAD\_MOD\_TX\_P09/VBY\_9+  
 PAD\_MOD\_TX\_N10/VBY\_10-  
 PAD\_MOD\_TX\_P10/VBY\_10+  
 PAD\_MOD\_TX\_N11/VBY\_11-  
 PAD\_MOD\_TX\_P11/VBY\_11+  
 PAD\_MOD\_TX\_N12/VBY\_12-  
 PAD\_MOD\_TX\_P12/VBY\_12+  
 PAD\_MOD\_TX\_N13/VBY\_13-  
 PAD\_MOD\_TX\_P13/VBY\_13+  
 PAD\_MOD\_TX\_N14/VBY\_14-  
 PAD\_MOD\_TX\_P14/VBY\_14+  
 PAD\_MOD\_TX\_N15/VBY\_15-  
 PAD\_MOD\_TX\_P15/VBY\_15+  
 PAD\_MOD\_TX\_N16/VBY\_16-  
 PAD\_MOD\_TX\_P16/VBY\_16+  
 PAD\_MOD\_TX\_N17/VBY\_17-  
 PAD\_MOD\_TX\_P17/VBY\_17+  
 PAD\_MOD\_TX\_N18/VBY\_18-  
 PAD\_MOD\_TX\_P18/VBY\_18+  
 PAD\_MOD\_TX\_N19/VBY\_19-  
 PAD\_MOD\_TX\_P19/VBY\_19+  
 PAD\_MOD\_TX\_N20/VBY\_20-  
 PAD\_MOD\_TX\_P20/VBY\_20+  
 PAD\_MOD\_TX\_N21/VBY\_21-  
 PAD\_MOD\_TX\_P21/VBY\_21+  
 PAD\_MOD\_TX\_N22/VBY\_22-  
 PAD\_MOD\_TX\_P22/VBY\_22+  
 PAD\_MOD\_TX\_N23/VBY\_23-  
 PAD\_MOD\_TX\_P23/VBY\_23+

**CHIP CONFIG**


DIM0 → R56 (10k), R55 (10k) → VDDP\_MFC20  
 DIM1 → R46 (10k), R54 (10k) → VDDP\_MFC20  
 DIM2 → R44 (10k), R45 (10k) → VDDP\_MFC20  
 DIM3 → R42 (10k), R43 (10k) → VDDP\_MFC20  
 DIM6 → R61 (10k), R62 (10k) → VDDP\_MFC20  
 DIM7 → R57 (10k), R59 (10k) → VDDP\_MFC20  
 DIM4 → R126 (4k7), R127 (1k) → VDDP\_MFC20




# TCONLESS OPTION




## PANEL SUPPLY SWITCH




## VBYONE 50Hz




## 100Hz option




## DIMMING




## W/75 LG




## 1V8 TCON Level Shifter





## OPTIONS TABLE





## PANEL I2C BUFFER







### MFC20 1V5\_VCC DC/DC (2A)



### MFC SERIAL FLASH (4MB)



### 1V\_MFC\_CORE

